1 MS-2604153 1

GAVAG FF 26.62 DC 821408 +TAX


Radio Shaek

# Service Manual

TRS-80°

12/15 Meg Hard Disk

**Catalog Numbers 26-4152/3/5/6** 



CUSTOM MANUFACTURED IN U.S.A. BY RADIO SHACK, A DIVISION OF TANDY CORPORATION



		<u>s</u> .	8	®
8	8-0		-	

TRS-80® 12/15 Meg Hard Disk
Service Manual

Catalog Number 26-4152/3/5/6

----- Radio /haek® -----



# TRS-800 12/15 Meg Hard Disk Service Manual

Copyright¢ 1983 Tandy Corporation

All Rights Reserved

Reproduction or use, without express written permission from Tandy Corporation, of any portion of this manual is prohibited. While reasonable efforts have been taken in the preparation of this manual to assure its accuracy, Tandy Corporation assumes no liability resulting from any errors or omissions in this manual, or from the use of the information obtained herein.

TRS-80 °	TR	5-	8	0	(9
----------	----	----	---	---	----

# Contents

Waı	nings
1/	Overview1
2/	Technical Specifications
3/	Interface Board Installation
4/	Connections9
5/	Power-Up and Power-Down15
6/	Replacement Procedures17
7/	Maintenance19
8/	Theory of Operation
9/	Troubleshooting the Power Supply
1Ø,	Printed Circuit Boards
11,	Wiring Diagrams133
12,	/ Parts Lists137
13,	Schematics157
14,	/ Appendices159
15,	Supplement161

TRS-80 <sup>®</sup>
******************
Warnings
******************

Do not move or tilt the Hard Disk Drive unit while the drive is running. Permanent damage to the drive may occur resulting in the loss of information or damage to the disk.

Do not drop the Hard Disk Drive unit from any height as permanent damage to the drive may occur.

#### 1/ Overview

The Disks and Read/Write heads are fully enclosed in a sealed chamber. A special air filteration system prevents dust and other particles, which destroy data, from reaching the disks. Another filtering system allows pressure equalization with the "outside" air pressure.

UNDER NO CIRCUMSTANCES MUST THE CHAMBER BE UNSEALED IN THE FIELD. A CLASS 100 CLEAN ROOM ENVIRONMENT IS NEEDED FOR UNDER-THE-BUBBLE REPAIR.

CAUTION notes about disassembly of the bubble pack contained in the 12/15 Meg Hard Disk Drive manual are applicable to both units.

On all Hard Disk Units, flaws in the media are indentified at the factory before the disk drives are delivered to the customer. Attached to the bottom of each disk drive unit is a "Media Error Map". This map identifies the flawed tracks on that particular unit.

Most of the information contained in the 12/15 Meg Hard Disk manual is applicable to either unit with the exception of references in the Technical Specifications section and the addition of the 15 Meg Hard Disk parts list. Specifications are different for each Unit. Mechanically, the two units are identical except for the disk drive unit bubble.

——— TRS-80 <sup>®</sup> ——

## 2/ Technical Specifications (12 Meg)

Basically, the hard disk unit consists of three platters (or disks) lying parallel within the unit. There are also six Read/Write heads, one on each side of each platter. These heads move towards or away from the center of the disk as needed.

When a unit is purchased, there will be no more than 3 tracks per head with defects. This will not exceed 8 tracks per drive with defects. Also there will not be any flaws on Track  $\emptyset$ .

## Technical Specifications (12 MEG)

Disks/Platters	3
Heads/Recording Surfaces	6
Tracks per Inch	254
Cylinders	23Ø
Tracks	138Ø

Hard Disk	Cylinders	Tracks	Sectors	Bytes
1	23Ø	138Ø	46,92Ø	12,011,520
	î	6	2Ø4	52,224
		1	34	8,7ø4
			1	256

## Technical Specifications (15 meg)

Disks/Platters	3
Heads/Recording Surface	6
Tracks per Inch	345
Cylinders	3Ø6
Tracks	1836

# --- TRS-80 <sup>®</sup>

For drives formatted with 256 bytes/sector:

Hard Disk	Cylinders	Tracks	Sectors	Byte
1	3Ø6	1836	58 <b>,</b> 752	15,040,512
	1	6	192	49,152
		1	32	8,192
		400 100 100	1	256

For drives formatted with 512 bytes/sector:

			==========	
Hard Disk	Cylinders	Tracks	Sectors	Byte
1	3Ø6	1836	31,212	15,98Ø,544
	1	6	1Ø2	54,244
	<del></del>	1	17	8,704
			1	512

Hard Disk Drive 15 Meg Disk Organization Tracks per Unit Tracks per Platter Sectors per Track 1,836 612 32 or 17 256 or 512 3Ø6 Bytes per Sector Cylinders per Disk 8.34 msec 3,600 rpm +/- 1% 9,090 Average Latency Rotational Speed Recording Density Flux Density 9,090 Track Density 345 TPI

Storage Capacity Unformatted

Bytes per Track Bytes per Surface Bytes per Drive

Formatted

Bytes per Drive

1Ø,4ØØ

3.19 Meg 19.14 Meg

15 Meg (Primary and Secondary)

## TRS-80 <sup>©</sup>

Hard Disk Drive 12 Meg	
Disk Organization	
Tracks per Unit	138Ø
Tracks per Platter	46Ø
Sectors per Track	34
	256
Bytes per Sector	
Cylinders per Disk	23ø
	8.34 msec
Rotational Speed	36ØØ rpm +/- 1%
Recording Density	9625
Flux Density	9625
Track Density	254
-	
Storage Capacity (Hard Disk)	
Unformatted	
Bytes per Track	1Ø4ØØ
Bytes per Surface	2.39 MEG
	14.35 MEG
Bytes per Drive	14.35 MEG
Formatted	70 · · · · · · · · ·
Bytes per Drive	12 M (Primary)
	<pre>12 M (Secondary)</pre>

# - TRS-80 ®

# Specifications for 12 and 15 Meg

#### Dimensions

Height Width Length Weight

Primary Secondary 5.5 in (140 mm) 14. in (356 mm) 15. in (381 mm)

15.5 lbs (7.02 kg) 12.5 lbs (5.68 kg)

## Environment

Ambient Temperature

Relative Humidity Maximum Wet Bulb Temp.

Heat Dissipation Altitude

50 to 95 degrees F.

(10 to 35 degrees C.)

8% to 80%

78 F. (26 C.)

non-condensing

150 Watts (511 BTU/Hr)

operating: 0 to 6000 feet

(0 to 1829 meters)

storage: Sea Level to

12000 feet

(0 to 3656 meters)

2 minutes

## Warm-Up Period

Minimum On Power-Up

Minimum to Turn System On

After Turning System Off 15 seconds

# AC Power Requirements

5Ø/6Ø Hz

100/115 VAC installations (90 to 127 V) 200/230 VAC installations (200 to 253 V) Fuse 2.5 Amps at 250 Volts (Internal)

### 3/ Interface Board Installation

## Models II and 16/16B

Install the 50 pin connector in the back panel of the computer (below the disk expansion connector).

Connect (jumper) pins AK-AP, A-B, A-B, V-W on the Interface Board.

NOTE: There are two sets of A-B jumpers.

Insert the Interface Board.

Connect the internal cable from the connector on the interface board to the 50 pin connector on the back panel of the computer..

Change R21 (15% ohm) and boot ROM. Also modify Z8% CPU board per technical bulletin II:26 (Enhanced DMA Mod.)

#### Model 12

In order to install the interface board in the Model 12 the card cage must be installed first (see - Seven Slot Expansion Kit Instructions - 26-6017).

Connect (jumper) the following pins on the Interface Board.

Model 12 AG-AL, A-B, A-B, V-W.

Insert the Interface Board.

	Ra	dio	Sh	aek
--	----	-----	----	-----

k Service Manual TRS-80 ®

—— Radio Jhaek ————

#### 4/ Connections

## Connecting Your Primary Drive

Be sure all power is OFF.

Note: The Master (Primary) unit does not come with Data Out connectors. These are supplied with each secondary unit and require installation.

#### Models II and 16

Connect one end of the hard disk expansion cable to the 50 pin connector on the back of the computer.

Connect the opposite end of the hard disk expansion cable to the COMPUTER IN connector, located on the rear panel of the primary drive.

#### Model 12/16B

Locate the hard disk expansion cable. Connect one end of the cable to the Interface card connector of your Model 12 or 16. Be sure the cable exists the rear of the computer so that it won't bind.

Connect the opposite end of the hard disk expansion cable to the COMPUTER IN connector, located on the rear panel of the primary drive.

Connect the power cord to the primary drive. Plug the other end into an appropriate AC power source.




Figure 1. Back Panel of Hard Disk Drive

- 1. Computer In (50-pin) Connect the Hard Disk Expansion Cable from the Computer to this connector.
- Control Out (34-pin) Connect one end of a Secondary Hard Disk Expansion Cable to this connector. The other end connects to the first secondary drive.
- 3. Data Out A (20-pin) Connect one end of the Data Cable from the first secondary drive to this connector.
- 4. Data Out B  $(2\emptyset$ -pin) Connect one end of the Data Cable from the second secondary drive to this connector.
- 5. Data Out C (20-pin) Connect one end of the Data Cable from the third secondary drive to this connector.
- 6. Filter

# TRS-80 ®

## Connecting Secondary Drives

The secondary drives are connected to the computer via the primary disk drive. The drives must be stacked with the primary drive on top of the secondary drives.

Locate the secondary hard disk expansion cable. Connect one end to the Control In connector of the secondary drive and the other end to the Control Out connector of the previous drive in the chain. If you have only two hard disk drives, this connector connects to the primary drive.

If you have another secondary drive, connect the second secondary hard disk expansion cable to the Control Out connector and the other end to the Control In connector of the next drive in the chain.

Locate the data cable. Connect one end to the appropriate data connector (A for the first secondary drive, B for the second, and C for the third). Connect the other end to the Data In connector on the secondary drive.




Figure 2. Back Panel of Secondary Hard Disk Drive

- 1. Control In (34-pin) Connect one end of a Secondary Hard Disk Expansion Cable to this connector. The other end connects to the previous Hard Disk Drive.
- 2. Control Out (34-pin) Connect one end of a Secondary Hard Disk Expansion Cable to this connector. The other end connects to the next secondary drive.
- 3. Data In (2Ø-pin) Connect one end of the Data Cable from the the primary drive to this connector.
- 4. Filter




Figure 3. A Fully Configured Hard Disk System

\_\_\_\_\_TRS-80 <sup>®</sup> \_\_\_\_\_

# — TRS-80 ®

#### 5/Power-Up and Power-Down

#### System Power-Up

- Make sure all power is OFF and all floppy diskette drives are empty.
- Turn on all peripheral equipment (such as a printer or additional floppy diskette drives)
- 3. Turn on the primary hard drive by turning the POWER KEY clockwise. This also turns on all secondary drives. All secondary drives' power lights should come on.
- 4. Turn the computer ON.
- 5. Insert either the FORMAT diskette or the START-UP diskette in floppy Drive  $\emptyset$ .
- Press RESET. In a few seconds the screen shows a large TRSDOS II logo.

If the TRSDOS II logo does not appear, repeat the above steps, making sure you inserted the diskette properly. It may be necessary to hold the [Break] and [Repeat] key to boot floppy.

7. The screen then shows this prompt:

## TRSDOS II Ready

Since you've not yet initialized your Hard Disk System, the computer is now operating as a Floppy Disk System, the only way it can operate until you initialize it.

If you've initialized the Hard Disk System, you can remove the START-UP diskette. You only need it to start up or reset.

To operate the system for floppy disk only, hold down the <CLEAR> key and press the RESET button. (You must keep the <CLEAR> key down until TRSDOS II Ready appears.)

## System Power-Down

- 1. The TRSDOS II Ready prompt should be the last line on your screen. If not, press <ENTER> or exit your program so that it appears.
- 2. Remove all floppy diskettes from their drives.
- 3. Turn off the hard disk drive by turning the power key on the primary drive counterclockwise. This turns off all the drives.
- 4. Turn off any peripheral equipment.
- 5. Turn off the computer.

## — TRS-80 <sup>®</sup> ·

## 6/ Replacement Procedures

Replacement procedures contained in this manual are limited to case disassembly, removal and replacement of subassemblies, and case assembly.

Before beginning repair, disconnect all external cables from the rear connector panel.

## Disassembly

- Remove the top row of screws (3) from the rear panel and lift off the case.
- 2. To remove the hard disk controller board, remove all cables from the board (data cables, hard disk expansion cable, controller connecting cables, power harness, and lamp controller harness).

NOTE: At the time of disassembly, be sure that the nylon washer on center stand-off is saved for reassembly.

3. To remove the hard disk power supply, remove the 4 screws which secure the power supply mount-and-shield to the bottom of the unit and lift off the cover. Loosen all cables. Disconnect the power harness from the drive unit. Remove the six screws which hold the power supply board.

#### Reassembly

- 1. Fasten the power supply in the bottom of the unit by using 4 #6 screws and 2 #10 screws. Reconnect the power cables.
- Replace the power supply shield-and-mount and fasten it using 4 #6 screws. Reconnect the power harness on drive. Position the clear insulating sheet on the power supply mount-and-shield.

TRS-80 ® -

- 3. Be sure and replace nylon washer between the hard disk controller board and center stand-off. Fasten the board using five #6 screws.
- 4. Reconnect all cables, the lamp driver harness, and the power harness. (Make sure that the lamp driver harness is toward the rear of the unit.) Be sure that the data cables are connected so that the cable comes from the left-hand side of the plug when looking from the front of the unit.
- 5. Replace the case top and 3 #6 screws in the rear panel.

Note: If you have plated media be sure you have the correct logic board.

# - TRS-80 <sup>®</sup> -

## 7/ Maintenance

The only regular maintenance the 12-Meg Disk Drive requires is a periodic cleaning of the filter on the back of the unit. Clean this filter whenever it becomes filled with dust and particles.

To clean the filter, carefully remove the outer grill -- DO NOT REMOVE THE SCREWS. Then remove the filter and rinse with tap water. When the filter is completely dry, put it back in the drive.

----- Radio /haek -----

# ---- TRS-80 ® ·

8/ Theory of Operation

Interface Board

#### Features

- . Standard Model II Bus Interface
- . On Board CTC For Interrupt Control
- . DMA Operation Capability
- . Internal 16K Dynamic RAM
- Handles Up To 4 Disk Drives

Signal Interfacing to Model II Bus

Data is passed betweeen the interface board and the Model II type system bus via one 83Ø3 transceiver, U4Ø. Address and control signals are taken off the system bus and buffered by two LS24Ø inverting drivers. U42 carries the address lines and U43 carries the control signals. Also two signals are driven onto the system bus by U39, using two of its four open collector output nand gates. These two Model II signals are WAIT\* and XFERRQ\*. All of the above signals lead to J1, an 8Ø pin edge connector which plugs into a standard Model II type mother board.

Signal Interfacing to Hard Disk Controller Bus

Data is transfered to the HDC bus in the same manner as to the Model II bus using one 8304 non-inverting transceiver, Ul3. Address lines A0 through A7 are driven onto the HDC bus by Ul4, an LS244 non-inverting buffer. Another LS244 driver, Ul5, is used to supply the HDC bus with all necessary control signals as well as suppling the following signals to the interface board from the HDC; HDBWAIT\*, HDBINTRQ\*, and HDBSEL\*. HDBSEL\* is used as a direction switch for the interface to HDC data bus.

All communication between the interface board and the external HDC is done through J2, a 50 position right angle pin header. A ribbon cable leads from J2 on the board to a 50 pin I/O header mounted on the back panel just below the connector for the floppy disk expansion bay.

# - TRS-80 <sup>®</sup> -

Port Decoding Logic

The hard disk has 16 port mapped addresses for control and ID registers. A jumper setting (A to B for ports  $C\emptyset$ -CF) is used to determine the addresses to be decoded as an access to the HDC. The hard disk for the Model II is mapped from  $C\emptyset$  to CF HEX. Other port ranges may be selected via this jumper scheme. However, existing software is intended only for use in the  $C\emptyset$ -CF ports.

U28, a 74S138, is used to decode the upper nibble of the port byte address. There are four outputs available from U28, each corresponding to a group of 16 port addresses. Selection of the port range is done by means of a single jumper as mentioned above. The following are jumper options for these port range options: A-B (CØ-CF HEX); A-C (7Ø-7F HEX); A-D (6Ø-6F HEX); A-E (5Ø-5F HEX). The selected output signal at A is the enable for one-half of U3Ø, a 74S139 two into four decoder. U3Ø uses address lines A2 and A3 to give the outputs SELDCR\* (select device control register), CTCCE\* (CTC chip enable), or SELDIR\* (select device ID register).

CTCCE\* is gated with DEVEN to form the signal CTCCS\* which when active low indicates an access of the on-board CTC.

SELDIR\* is also gated with WRID\* by U23 and tied to the enable of one-half of U3Ø. Only one of the four outputs is used and that is called WRDIR1\* which when active low indicates a write operation to port C1. This signal latches the data bus onto the outputs of U35. This 74LS273 latch is used to provide the following signals to the interface board: DEVEN, INTRQEI, DMAEI, and SFTINT.

U38, a 74S64, is a multiple input AND-OR-INVERT gate. The output of this after being inverted again by one-sixth of U31 is used to enable the bus transceivers to either write data to or read data from the Model II bus. This signal is called M2DEN and when active (high) data is written to the system bus from the interface board.

· TRS-80 <sup>®</sup> -

CTC

The Z8 $\emptyset$  CTC (U22) on the interface board provides the Model II with an interrupt vector for up to four interrupting conditions from the hard disk contoller. CTC channels  $\emptyset$  to 3 are port mapped from locations C4 to C7 respectively (when using port ranges C $\emptyset$ -CF). The CTC uses the standard Z-8 $\emptyset$  system interrupt protocol where interrupt priorty is determined by a peripheral device's location in the daisy chain. Because of this there cannot be an open card slot on the Model II mother board between the CPU board and the interface board.

16K Dynamic RAM

The 16K bank of memory on the interface board is set up the same as the memory on the Model II memory board. This RAM is jumpered to replace locations 8000H to BFFFH, bank F of the standard memory board's RAM.

For a detailed description of the memory address and data decoding see the Model II Technical Reference Handbook (#26-4921).

---- TRS-80 <sup>®</sup> -

#### INTRODUCTION TO HARD DISK CONTROLLER

All 12 Meg Hard Disks were shipped with the 8X300 based controller boards. However, the 15 Meg Hard Disks may have the 8X300 or the new WD1010 based controller board. The new board, designated the WD1000-TB1, is easy to recognize because it is approximately one-half the size of the 8X300 based controller. These two controllers are functionally equivalent, however certain versions of software are not compatible between the two.

# - TRS-80 <sup>®</sup> -

# Controller Board - 8X3ØØ Based

#### General

The hard disk controller board is a discrete implementation of all functions required to control the 5.25 inch disk drive via a standard data and control bus. The controller is fabricated using a mix of high-speed bipolar and NMOS devices contained on a single two-sided PC board. The design of the circuitry makes use of a high-speed micro-controller, the 8X3ØØ, newly developed NMOS support devices, Schottky and low power Schottky devices. All I/O connections are made using standard ribbon cable connectors. Standard pin-out configurations for disk interface connectors permit direct pin-for-pin connections to the drives. All host to disk data transfers are buffered by onboard RAM to achieve totally asynchronous transfers to and from the disk by the host.

The disk controller is built around five basic sections:

#### Processor Functions

All functions of the controller are ultimately disciplined by the onboard processor. Due to the high data rates associated with hard disk drives, a processor capable of extremely fast execution speed is required for processing of data and controlling machine functions within the circuitry. The processor used is the 8X300, a bipolar micro-controller particularly well-suited for handling data efficiently at high rates.

The 8X300 operates at a basic clock rate of 8MHz and performs all operations within two clock cycles giving it a speed of 4 MIPS (Million Instructions Per Second) or one instruction executed every 250 nanoseconds. The architecture of the processor is different from most popular microprocessors in that no common data or address bus is provided to be shared by RAM, ROM, or peripheral devices.

Instructions are fetched from ROM via a dedicated instruction address and data bus. The Instruction Address bus (IAØ - IAl2) is capable of directly accessing 8K words of program storage, however, the controller uses only the first ten address lines, IAØ through IA9, limiting onboard program storage to 1K words.

## - TRS-80 <sup>®</sup>

Program information is input to the 8X300 on the Instruction Bus (I0-I15). This Bus is dedicated solely to receiving instructions from the ROMS, U34 and U41.

Fast I/O Select

An extension byte has been added onto the instruction data memory to provide port access decoding on an instruction-by-instruction basis. This "Fast I/O Select" byte is not processed by the 8X3ØØ, but it is decoded by auxiliary hardware (U39, U4Ø, U44 and U45) to provide eight read strobes and eight write strobes which route data to the various devices distributed along the interface vector bus.

The Fast I/O byte is latched into a 6-bit latch (U39) trailing edge of MCLK to ensure that the data remains stable during the entire instruction. This data selects a read strobe and eight write strobes which route data to the various devices distributed along the interface vector bus.

The Fast I/O byte is latched into a 6-bit latch (U39) trailing edge of MCLK to ensure that the data remains stable during the entire instructions. This data selects a read strobe and a write strobe through two 1-of-8 decoders (U44 and U45) which are alternately enabled by the WC\* control strobe produced by the 8X3ØØ. The read strobe decoder (U44) is always disqualified at the end of instructions by MCLK' (MCLK prime), a delayed copy of MCLK, to provide edges on read strobes during sequential read operations from various ports. This delay compensates for timing races through the Fast I/O latch (U39) and the control signals.

Because each decoder has a unique input, it is possible to select any read port with any write port during each instruction. Data is transferred between the processor and its ports on a separate 8-bit bus called the I/O bus. This bus is active low. It must be noted that this bus is in no way related to the instruction data bus and should be thought of as simply an 8-bit bidirectional I/O bus of the 8X300. In fact, it has been renamed as I00 - I07 to reflect this distinction.

Internal Bus Control

Several bus control signals are produced by the 8X300 to identify and strobe the data on the I/O bus. Write Control

Radio	ø.	
Kacio	<i>3</i> m	ack.

(WC) is a signal which determines the direction of the data to and from peripherals. When WC is false (during the first half cycle), data is being input to the 8X300 from the I/O bus. When WC is true (during the second half cycle, data is being output to the I/O bus from the 8X300. Select Control (SC) becomes active during the second half cycle instead of WC if the I/O bus contains an 8-bit I/O address. the WC and SC signals are combined by a NOR gate (U33) to initiate all accesses from the 8X300 to any output port within one instruction instead of the normal 5-bit immediate moves provided for by the instruction set.

All instruction fetches occur late in the second cycle of the preceding instruction. This time is marked by the generation of a 65 ns (nominal) active high pulse called MCLK which occurs every instruction. MCLK is used to latch data prior to being input on the I/O bus to ensure stability during reads. MCLK is also used to disqualify read strobes which would otherwise remain true into the second clock cycle of any instruction which does not write to a port.

There are two more bus control signals produced by the  $8X3\emptyset\emptyset$ , Left Bank select (LB\*) and Right Bank select (RB\*). However, due to the implementation of the Fast I/O Select logic, only RB\*, which is used as the chief enable signal for Ul7 and Ul8, is needed.

# ---- TRS-80 <sup>®</sup> -

Reset Circuit

The 8X300 is held reset for approximately 40 milliseconds after initial power-on. This is accomplished by an RC network (R42 and C52). After this power-up sequence, there are two ways to reset the processor, both of which are controlled by the host computer.

One method of resetting the processor is by resetting of the host (i.e., reset switch) which drives the signal HDMR\* low. The other method of resetting the processor is by software control. This is accomplished by setting bit D4 of port Cl HEX. This latches the signal (SFTRESET) which in turn triggers a one-shot U76 to drive RESET\* low. The one-shot duration is set for approximately 100 micro second pulse width. RESET\* is used to clear the drive control latches U62 and U52 and the host interface WAIT\* (U43).

Processor Power Supply

Power is supplied to the 8X300 from the +5 volt (Vcc) power bus. Due to the internal operation of the 8X300, an on-chip voltage reference is provided to produce bias to an external pass transistor (Q2) which drops Vcc to the 8X300 to approximately +3 volts. All signals into and out of the 8X300 are internally level shifted to be TTL compatible.

# - TRS-80 <sup>®</sup> -

#### Read and Write Ports

Throughout the circuit, output ports are formed by "D" type latches using write strobes (WRØ -WR7) to latch data into the ports. Reading of ports is universally accomplished by using read strobes (RDØ, RD2, RD4 - RD6) that enable selected tri-state output devices on the I/O bus. Additionally, two read strobes are used to clock the host DRQ\* and INTRQ\* latches (U5) and one read strobe is left unused as a "dummy" port for glitch-free operation of the Fast I/O port decoders.

## Read/Write Memory

Since the 8X300 does not permit data to be saved or retrieved from dedicated program storage, RAM must be installed on the I/O bus. RAM must be accessed just like other port accesses via the I/O bus by I/O instructions. To provide for addressing the RAM, three latch/counters (U26, U27, U28) are connected to the I/O bus to receive and store addresses required to access the RAM (U17, U18).

#### RAM Addressing

The RAM address bus (RAØ - RA9) uniquely addresses one of  $1\emptyset24$  memory locations. As each counter chip reaches a count of  $\emptyset$ , it will set a borrow condition to the next higher counter which will be decremented at the end of the next access to RAM. When all bits of the address have been reset, the ROVF\* bit on the last counter (U26) will be reset, providing overflow status which can be read by the processor on (U26). By setting various beginning address values, ROVF\* can be used to mark the end of any RAM access loop from 1 to  $1\emptyset24$  bytes in length. The controller board uses this function to set sector buffer lengths of 128, 256, or 512 bytes.

#### Sector Buffering

All data read from or written to the disk is passed through the RAM to provide buffering required for asynchronous data transfer between the host and disk. The counters are post-decremented, which means that the effective addresses are stable to the RAM by at least the instruction prior to the actual access. This pre-selection feature effectively reduces RAM access time to the output enable and propagation time of the RAM for read operations. This feature also reduces the width of the minimum WR\* strobe pulse for write operations.

—— Radio ∫haek" ·

# – TRS-80 <sup>®</sup> –

## RAM Accessing

RAM access is initiated by RCS\* which is the logical OR (by U59) of RDO\* and WRO\* which are generated by the Fast I/O decoders (U44 and U45). Data to be read from RAM will be placed on the I/O bus whenever RCS\* is low and WC\* is high. Data is written into a selected RAM cell on the trailing edge of WC\* if RCS\* is low. During writes, both WC\* and RCS\* will be low for at least 120 nanoseconds so that data setup time requirements are met.

## Scratchpad Operations

Because the RAM address counters can be pre-set, direct reads and writes to a specific address are possible. This function is used for scratchpad storage during program execution. This mode of RAM access requires two or three instruction cycles for each random access to the RAM as opposed to one for sequential access using the post-decrement feature.

#### MAC Control Port

Basic control of the various functional sections of the controller is accomplished by a dedicated 6-bit control port called MAC CNTRL (U29). MAC CNTRL enables CRC generation (CRCIZ\*), functions of the WAIT control circuitry (WAEN\*), gating of read or write functions (WRITE\*), control of CRC check word output (1BLA\*) One Byte Look Ahead, and AM detection (SRCH). MAC CNTRL output states are latched into the port by a write strobe (WR7). Additionally, any time MAC CNTRL is loaded with a new byte, the lower two data bits (IØØ and IØI) are strobed into the upper two address counter/latch bits (RA8 and RA9). All remaining ports are distributed among the basic functional sections of the controller and will be described in detail within the discussion of those functions.

#### Serial Data Separation

The controller board contains circuitry which processes incoming MFM data from the drive by a method called data separation. Here, some background information may be helpful:

# ----- Radio ∫haek® -

# TRS-80 ® -

In order to provide maximum data recording density and therefore maximum storage efficiency, data is recorded on the disk using a Modified Frequency Modulation (MFM) technique. This technique requires clock bits to be recorded only when two successive data bits are missing in the serial data stream. This reduces the total number of bits required to record a given amount of information on the disk. This results in an effective doubling of the amount of the data capacity, hence the term "double density."

Because clock bits are not recorded with every data bit cell, circuitry that can remain in sync with data during the absence of clock bits is required. Synchronous decoding of MFM data streams requires the decoder circuitry to synthesize clock bits when they are present. This is accomplished by using a phase-locked oscillator employing an error amplifier/filter to sync onto and hold a specific phase relationship at the data and clock bits in the data stream. The synthesized clock called RCLK can then be used to separate data bits from clock bits and to shift the resultant serial data into registers for parallelization into bytes.

## Incoming Data Selection

Serial data is input from up to four radially connected drives via a quad RS-422 differential receiver (U54). The receiver converts differential input data to TTL levels for use by the controller. The data from the selected drive is then routed to gate (U53). At this point, data and clocks are still combined and appear as 50 nanoseconds (nominal) active high pulses spaced at intervals of one, one and a half, or two times the RCLK period. This data is presented to the input of another AND/OR/INVERT gate (U4) which will gate either MFM data or a reference clock into the first stage of the VCO error amplifier circuitry.

#### Reference Clock

The reference clock is derived from the write clock crystal oscillator (Ql, UlØ, and associated circuitry). This oscillator uses a fundamental cut crystal to oscillate at four times the RCLK frequency. The 4X output is then divided by UlØ to produce both a 2X clock (2XDR\*), which is used as a reference, and a lX clock (WCLK) which is used to produce

MFM write data for the disk. The crystal (Y1) frequency is 20.000 MHz for compatible drives.

#### Clock Gating

The gating of the reference and MFM data into the data separator is dependent upon the condition of the Read Gate signal (RGATE) and the spacing of the data on the serial stream after RGATE is brought true. Due to the techniques which are employed to separate data from clocks, it is necessary to run the VCO at a rate twice the data clock (RCLK) rate. The VCO is therefore set to an open-loop frequency of 2 times RCLK. Any variations in this rate due to variations in disk rotational speed must be compensated for by the VCO, but instantaneous shifts in data due to the effects of adjacent bit cells on the disk and minor noise must be ignored. Also, the response of the VCO must be adjusted to effectively ride over missing clock bits which occur as a result of MFM recoding technique. The resultant compromise between response and reject requirements of the VCO cause the VCO to have a tendency to become locked onto harmonics of the data rate rather easily. This is likely to occur if the VCO is connected to a data stream over a field of data which has data bits spaced at one and a half or two times the actual RCLK time intervals.

To provide protection against this undesirable condition, the VCO is always held locked onto a stable clock running at two times the RCLK frequency whenever the controller is not actually reading data. Furthermore, great care is taken to switch in read data to the VCO error detector only when it is known that the data stream frequency is equal to the RCLK frequency. This can occur only when the data is a solid stream of all ones or all zeros.

High Frequency Detector

The switching function is initiated immediately after RGATE goes true and will only switch read data into the VCO after 16 consecutive ones or zeros (high frequency) are detected by a one-shot (U1) and counter (U2) connected directly to the raw MFM data. The one-shot is adjusted for a pulse width of one and one-fourth times the RCLK period. This is 25% nanoseconds, +/-1% ns. These adjustments of the DRUN one-shot (U1) provide tolerances of up to one-fourth the RCLK period in jitter on the MFM data bits while still being able to distinguish MFM zeros or ones from other data patterns.

Each clock or data bit on the serial stream triggers the one-shot. If the time between successive triggers is less than the one-shot time constant, the one-shot remains retriggered. As the one-shot is triggered by data stream bits, so is the up/down counter (U2) whose count mode is controlled by the state of the one-shot outputs. While the one-shot is being retriggered, the counter counts up. When any data bit fails to reach the one-shot before its time constant is over, the one-shot resets and in turn clears the counter. Only when 16 successive retriggers occur, can the counter reach its terminal count. At this time, the counter overflow goes true and sets the DRUN\* latch output (U3, pin 6) low which switches read data in and reference clock out. An AND-OR-INVERT gate (U4) performs the switching. DRUN\* is read through (U74) by the 8X300 to determine the condition of the MFM data stream.

VCO

The output of the error amplifier and filter is fed to the VCO and represents how far the VCO frequency is from that of the incoming signal. The error signal, which is proportional to the difference, allows the VCO to shift from center frequency and become the same as the frequency of the frequency of the input signal. When the loop is in lock, the difference frequency component will be DC and is passed by the low pass filter.

Frequency control is actually a matter of frequency range. The difference component may fall outside of the band edge of the low-pass filter and be removed along with the sum frequency component. If this is the case, then no information is transmitted around the loop and the VCO remains at its initial free running frequency. As the input frequency approaches that of the VCO, the frequency of the difference component decreases and approaches the band edge of the filter. Now part of this difference component is passed which tends to drive the VCO to the frequency of the difference component more and allows more of it to be passed through the filter. This is a positive feedback, which causes the VCO to snap into "lock" with the input signal.

# TRS-80 ®

The term "capture range" can be described as the frequency range centered about the VCO free running frequency over which the loop can acquire lock with the incoming data signal.

The free running frequency of the VCO is always twice that of the RCLK rate. In fact, RCLK is produced by the VCO through a divide-by-two counter (Ul4).

Power for the VCO's internal oscillator as well as for the error amplification filter is supplied from a 78MO5 +5 volt regulator. This insures good noise separation for these stages from the power supply.

Error Amplifier

Control of the VCO is accomplished by the error amplifier, filter, and Data Separator chip. The error amplifier is a balanced current mirror whose output sources or sinks current to the filter stage. Whenever the VCO is running too slow, the error amplifier receives pulses from data bits before pulses from the VCO clock. This causes the error amplifier to produce pump-up pulses to the filter. The filter integrates these UP pulses and raises the overall voltage of the voltage control input (TP8) to the VCO. When the VCO is running too fast, the error amplifier produces pump-down pulses to the filter. There will always be some error present because without pulses of UP and DN the filter would float causing the VCO to drift off center frequency.

#### Phase Detector

The circuitry which feeds the error amplifier is called the phase detector. This consists of several "D" latches (U2Ø, U21) and a delay line (U31). The function of this circuit is to provide time windows during which the leading edges of the incoming MFM data can be compared to the leading edges of the VCO clock. These windows are approximately 5Ø nanoseconds in length and are initiated by the leading edge of any data bit as it enters the detector. The windows are terminated by the same data bit, edge delayed by a net of 5Ø nanoseconds (6Ø nanoseconds in the delay line minus approximately 1Ø nanoseconds in propagation delays.) When both the delayed data bit and the nearest VCO clock edge arrive at the detector, the detector is reset until the next data bit arrives on the MFM data stream. The delayed data bit sets its half of the detector latches to produce the VP pulses. The VCO clock edge sets its half of the detector to produce the DN pulse.

#### Window Extension

Once the VCO has been locked onto the phase of the incoming data, the actual separation of data and clocks can occur. This is accomplished by using a technique called window extension. This technique causes data bits to first have their leading edges shifted into the center of the RCLK half cycles then to have them latched or extended until the next rising edge of the RCLK. The shift is accomplished by tapping the data of the Sample on Phase Detector delay line at the 60 nanosecond tap, and inverting the VCO clock to the RCLK divider (Ul4). The delayed data clocks a pair of latches (Ul2 and Ul3). The "data" latch has its "D" input and CLEAR connected to RCLK\* and the "clock" latch has its "D" input and CLEAR connected to RCLK\*.

If an MFM data bit enters the latches while RCLK is high, it will be extended as a data bit. If RCLK\* is high, it will be extended as a clock bit. Due to this extension technique, bits can jitter approximately one-fourth the RCLK period without being lost. The output of each latch is then further extended by being fed directly into the second half of the latches and clocked on alternate edges of RCLK. The final outputs of the data extension/separation stage are two separate signals; one signal consists solely of NRZ (non-return to zero) data and the other of NRZ (non-return to zero) clocks. The NRZ data and clocks are finally in a form suitable for processing by subsequent circuitry on the Controller board.

# – TRS-80 $^{\circ}$ .

#### Clock Detection

Due to the nature of MFM data encoding, it is impossible to know exactly if MFM bits are data or clocks. This ambiguity results in having to create circuitry to assume that bits on RCLK\* are actually data bits until the VCO is locked on and a unique data/clock pattern is detected. This is accomplished by holding the VCO to RCLK divider (Ul4) reset until it is fairly certain that bits on the data stream are actually clocks belonging to a field of zero data.

Once this assessment has been made, the processor releases the AM (Address Mark) detector (Ull) by raising the SRCH signal. This signal releases a latch (U20) which will remove DHOLD from the RCLK divider (Ul4) on the next rising edge of a MFM data bit so that CLOCKS will be on the RCLK\* phase and DATA will be on the RCLK phase. The processor makes its assessment of the state of the data stream solely on the occurrence of a significant run of zeros which is detected by the one-shot (Ul) in the DRUN circuit. Once released, the phase of RCLK vs. data and clocks will remain stable throughout the read of an ID field or data field. Whenever SRCH is dropped, the VCO to RCLK divider is once again reset and no RCLKS are produced.

Data Conversion and Checking

MFM data which has been separated to form NRZ data and clocks is processed through specialized circuitry to prepare it for parallel processing by the 8X300. This processing consists of three functional circuits.

- 1. AM detection (Ull)
- 2. Serial-to-Parallel conversion (U9)
- 3. CRC checking circuit (U6)

Each function will be discussed separately but bear in mind that many interdependencies exist.

AM Detection

As previously stated, it is impossible to know whether serial data bits are actually data or clock bits by just looking at the data stream. Furthermore, it is equally impossible to determine byte boundaries. The problem is solved by a uniquely recorded data/clock pattern called an Address Mark (AM). The AM consists of a data pattern of HEX 'Al' with a missing clock pattern of HEX 'ØA'. Normally a data byte of of HEX 'Al' requires a clocking pattern of HEX 'ØE'. In fact, due to the rules of MFM data encoding, an alternating clock pattern such as HEX 'A' or HEX '5' cannot exist legally.

The AM is used to uniquely identify the start of a field of information (data or ID field) within each sector. A long run of zero data always precedes each AM on the disk. Zeros have a clock bit for every RCLK. When attempting to read information from the disk, the Controller first acquires phase lock over a field of zeros. When this acquisition is achieved, the processor releases the AM detector (Ull) by raising the Search control line (SRCH) on the MAC CNTRL port (U29).

D e to the circuitry associated with the VCO to RCLK divider, the RDAT\* output of the data separator (U13 - 8) will be high and the CLKS\* output (U12 - 8) will be low. RCLK\* will be the shifting clock for RDAT\* and RCLK will be the shifting clock for CLKS\*. These four signals are routed into the AM detector. Inside the AM detector, RDAT\* is shifted into an 8-bit synchronous serial shift register and clocked on the falling edge of RCLK\*. CLKS\* is shifted into a similar shift register on the falling edge of RCLK. The output stage of the RDAT\* register is dumped into an 'Al' comparator and the output stage of the CLKS\* register is dumped into a 'ØA' comparator. AM detection occurs when both detectors are true, thereby setting the AMDET\* latch. At the instant AM occurs, the exact relationship between data and clocks is known. It is also known that data is being clocked by RCLK\* so CLKS\* can actually be discarded; their purpose was in detecting AM. The AMDET\* signal is used as a synchronization signal to start subsequent conversion circuitry. The AMDET\* signal remains true until the processor again de-asserts the Search control line.

die shae	ď
dio <i>I</i> ha	e

# - TRS-80 ®

Serial to Parallel Conversion

After an AM (Address Mark) has been detected, the serial-to-parallel convertor (U9) takes over. NRZ data and RCLK are used to shift data bits into an 8-bit serial-to-parallel shift register. As each bit is shifted, a divide-by-8 counter circuit is incremented. After every eighth bit of data is shifted, the counter produces an overflow pulse marking byte boundaries in the serial data stream. The overflow bit from the counter resets the counter, clocks the data from the shift register into an 8-bit parallel latch, and sets a tri-state flag register called BDONE. The flag can be read by the processor to see if any converted data is ready to be read from the latches.

When the processor sees BDONE in the true state, it services the device by gating data onto the I/O bus using read strobe 4 (RD4\*) in conjunction with a tri-state buffer (U8). The act of reading the latches also clears off the pending BDONE flag. As successive bytes are processed, the BDONE is serviced by the processor as data becomes available.

Outputs from the serial-to-parallel device also include SHFTCLK\* and DOUT. SHFTCLK\* is actually RCLK\* propagated through the device. DOUT is the Q output of the last stage of the shift register string. DOUT and SHFTCLK\* are routed to the CRC generator checker device and also are tri-stated along with BDONE. These signals are active only when WRITE\* is high which indicates a read mode of operation.

CRC Checking Circuit

Data recorded on magnetic media is prone to several types of errors which could render data unusable if some form of error detection were not employed. Therefore, a Cyclic Redundancy Check (CRC) is performed on all data transfers from the disk. The CRC is an error detection code consisting of 16 additional bits which are appended to every ID field and data field on the disk. These bits are produced by dividing the data stream serially with a large polynomial. This division produces a unique 16-bit value for any information passed through the CRC generator.

As data is being read from the disk, the CRC generator (U6) re-computes the original CRC bits. The value in the CRC generator must always be zero after the last two bytes (which contain the original recorded CRC) are read. When this happens, the data was correctly read and the controller will not flag an error. If, however, the CRC generator is not zeroed after it has checked all bytes of the recorded data, the controller will flag the data as erroneous and enter into a re-try condition. If the controller cannot get correct data after attempting to read it 16 times, the read will be aborted and the host informed that the data in the buffer is questionable.

The Controller board uses the same device to generate and check CRC's for data being written to or read from the disk. The polynomial used is:

16 12 5

The processor polls the condition of the DRUN circuitry during read operations. When DRUN is true, it begins to search for an Address Mark. Once the AM is located, the processor will start to read parallel data which has been converted from NRZ data by the serial-to-parallel device. The processor will terminate this activity when it has received the information it is looking for or if an error is detected.

While the processor is reading the parallel data, the CRC generator is reconstructing the CRC check value. The CRC generator is initialized by the processor setting CRCIZ\* low

for at least 250 nanoseconds during the search for the AM. CRCIZ\* is originated on the MAC CNTRL port (U29). Upon receiving the CRCIZ\* signal, the CRC generator/checker will preset all 16 of its internal polynomial division shift registers to logic ones and arm an internal latch which will enable the checking function on the leading edge of the first non-zero data to enter the device. It should be remembered that prior to an AM there is always a field of zeros (all data bits low) so the first non-zero data bit into the device will always be the most significant bit of the AM (HEX Al).

The CRC device, when enabled by the first non-zero data bit, will shift succeeding data bits into a feedback shift register string with Exclusive OR gates tied to the feedback nodes on the first, fifth, twelfth, and sixteenth registers. As each RCLK occurs, the registers will divide the incoming data and a unique pattern of ones and zeros will appear across the registers.

When the last bit of an ID or data field is processed, the pattern in the registers should be equivalent to the 16 bits appended to the fields during original recording. The appended bits are also entered into the CRC device. If all of the bits in the appended field are identical to the bits in the registers, then the Exclusive-or-Gates in the register string will have flipped all of the ones to zeros and the CRC will have been satisfied.

The output of each register stage is tied to a 16-bit comparator which goes true when all of its inputs are zeros. The output of the comparator is retimed to remove any decoding slivers and is output as CRCOK. The processor can read CRCOK through U61 to see if a CRC error has occurred.

After the CRC bits are processed, the data stream will contain at least one more byte of zeros. It is the nature of the CRC polynomial that if no bits are set to ones in the registers and if a constant input of zeros is shifted into the registers, no bits will be flipped. This provides a convenient latching function for the CRCOK flag which will remain true for at least one byte after the last CRC check byte, giving the processor time to read the flag.

The data, clock, and BDONE are supplied to the CRC device on a 3-bit mini bus. During read operations, the serial-to-parallel device (U9) will be sourcing these lines since the WRITE control line from MAC CNTRL (U29) is low and this enables tri-state drivers on these lines. The Parallel-to-Serial device (U7) will have its tri-state drivers disabled.

# —— TRS-80 ® -

Serial Data Generation

The Controller records data on the disk in MFM format. In order to produce the proper data format, the Controller uses several specialized devices to process the parallel data supplied by the host into a serial MFM data stream. The data supplied by the host is temporarily stored in the buffer RAM until the correct sector is located for the data to be written.

The process of writing is essentially the opposite of reading except that the data separator circuitry is not required and the generation of the MFM data stream is produced by synchronous clocking techniques.

The functional sections of the serial data generation section are listed below:

- 1. Parallel-to-Serial conversion (U7)
- 2. CRC generation (U6)
- 3. MFM and precompensation (U5)

Parallel to Serial Conversion

Parallel data is converted into a serial NRZ data stream by the parallel-to-serial device (U7). The processor enables this conversion by lowering the WRITE\* signal on MAC CNTRL (U29). WRITE\* causes the tri-state buffers present on the parallel-to-serial device to become active, supplying the CRC device with data, clocks, and BDONE strobes.

The processor presents parallel data on the I/O bus along with the WR4\* write strobe which latches the data into the parallel port on the BDONE. Inside the parallel-to-serial device, the parallel latches are loaded into a serial shift register on every eighth WCLK transition. As the data is transferred to the shift registers, the BDONE status flag is set. The processor reads this flag through U61 to determine when to write the next parallel byte to the device. The timing of the parallel accesses is at a rate one-eighth that the bit rate of the NRZ data stream.

The output of the last register in the shift string is brought out of the device as a NRZ serial data stream. The shifting clock is also brought out as SHFTCLK to be used as the clock for the CRC device.

8			<i>S</i> h	-	
	L CE	L.E	±37 ## 28	Lä	E 18

Whenever it is desired to write a repetitive string of identical data bytes, the processor can simply ignore the BDONE flag and permit the device to reload the data from its latches over and over again for as long as required to generate the field. This feature of the device is used in writing certain fields used in formatting.

#### CRC Generation

The CRC generator/checker (U6) is used to generate the CRC bits and to append them to the end of the data being written to the disk. This is the complementary function to that performed during reads. The operation of the polynomial generator is identical to read operations except that at the end of the data field, the processor sets a signal which causes the device to output the computed CRC after the data instead of reading the CRC and checking it.

The initial state of the shift registers within the device is forced to all ones by the processor pulsing CRCIZ\* for approximately 250 nanoseconds while the parallel-to-serial device is outputting all zeros on the NRZ data line. At that time, a latch is set which holds the registers at ones until the first non-zero bit enters the device. The first non-zero bit will be the MSB of the AM (HEX Al) of the data field to be written. When the processor decides that enough zeros have been written to satisfy the sync field requirements, it will store a HEX Al in the parallel-to-serial device. At the proper time (in sync with BDONE) the parallel-to-serial device will begin to send the MSB of the AM to the CRC device. This will start the CRC polynomial generator and the CRC will be computed.

As the processor writes the last byte of data to the parallel-to-serial device, it will drop the lBLA\* (1 Byte Look Ahead) signal on MAC CNTRL port (U29). This signal will cause the CRC generator (U6) to begin dumping the computed CRC onto the NRZ data stream at the conclusion of the last data byte (synchronized with the BDONE signal). In this fashion, the device is able to append the proper CRC information to the end of a field of data. lBLA\* is maintained at a low state for the duration of the unloading process which lasts for 16 bit times.

During the unloading process, the CRC registers back-fill with zeros. This feature is handy because by leaving lBLA\* low; for additional time, zeros will always be written after the CRC which is a requirement for the proper operation of

Rac	dia	fh	70	k B
	## ###################################	## H H	صا الليا	- NYA

the CRC device during read operations. The NRZ data with CRC appended is then sent to the MFM generator device (U5).

#### MFM Generation

The conversion from NRZ write data to MFM write data takes place in the MFM/Precompensation device (U5). This device accepts NRZ data and a complimentary WCLK and produces MFM data and clocks by sending the data through circuitry which decides when and where to write clocks on the data stream under the MFM encoding rules. The proper encoding of the data into MFM requires the device to apply three rules to the data.

- 1. If the current data cell contains a data bit, no clock bit will be generated.
- 2. If the previous data cell contained a data bit, no clock bit will be generated.
- 3. If the previous data cell and the present data cell are vacant, a clock bit will be produced in the current clock cell.

The terms "data cell" and "clock cell" are defined by the state of WCLK. While WCLK is low, it is a data cell and while high, it is a clock cell. It can be seen then that both clock and data cells are one-half the period of WCLK or 100 nanoseconds. Also note that by the rules started above, a clock and data bit can never occur within the same WCLK period and legal spacings for bits can be one, one and a half, or two times the WCLK period only. The rules are implemented within the device by shift registers that hold the next two, last, and present data bits and combinational logic. The state of WCLK is considered and the appropriate bit cells are filled and combined on the MFMW output line of the device. This line is subject to decoding slivers, so it is run through a re-timing latch (U16) to clean it up.

## Write Precompensation

The MFM data stream is now totally compatible with the recording rules and may be sent to suitable line drivers for transmission to the drive except for one modification. Due to the decreasing radius on the physical surface of the disk, the inside tracks have less circumference and therefore exhibit an increase in recording flux density over the outside tracks. This increase in flux density aggravates a problem in magnetic recording known as dynamic bit shift.

## TRS-80 ®

Dynamic bit shift occurs as the result of one bit on the disk (a flux reversal) influencing an adjacent bit. The effect is to shift the leading edge of both bits closer together or further apart than recorded. The net result is that enough jitter is added to the data recorded on the inside tracks to make them harder to recover without error. In any event, there is a method called write precompensation which can be applied to reduce the effect of this shift on the data.

Write Precompensation is a way of predicting which direction a particular bit will be shifted and intentionally writing that bit out of position in the opposite direction to the expected shift. This is done by examining the next two data bits, the last bits, and the present bits to be written and producing three signals depending on what these bits are. The three signals are EARLY, LATE, and NOM. They are used in conjunction with a delay line to cause the leading edge of a data/clock bit to be written early, late, or on time. As with MFMW, (MFMW Write Data) these signals are subject to decoding slivers and must be retimed by U16.

The processor can enable or disable the generation of these signals by controlling the RWC (Reduce Write Current) line from U52. When RWC is high, precompensation is in effect. When RWC is low, no precompensation is generated and the NOM output of the device is held true.

The delay line, U31, actually performs the precompensation with the help of an AND-OR-INVERT gate (U37). The MFMW pulses are applied to the input of the delay line and, depending on which of the three precompensation signals is present, the U37 selects a different tap on the delay line. Nominal data is actually tapped from the second tap, early data from the first, and late data from the third. From U37, the MFMW data is sent to the input of a quad driver (U35 or U36) where it is converted to a differential form and then sent to the disk drive. The AND-OR-INVERT gate (U37) has one other function. If the controller is not writing, the WGI (Write Gate Internal) signal will be low. This is inverted by U19 and applied to the fourth section of U37. This resulting high input effectively inhibits the gate from accepting MFMW data.

#### Host Interface

The interface bus to the controller is pin-for-pin compatible with the standard I/O port. This includes an 8-bit bidirectional data bus (U7Ø) and 8 address lines (U7l). For systems using interrupts and/or DMA, the controller also provides Interrupt Request (HDBINTRQ\*) and Data Request (HDBDRQ\*).

Accessing the controller is like other I/O devices. Address decoding is done on the controller board by U69. This decode can be jumpered to recognize four different address ranges. Standard setting is jumpered from 17 to 19, which utilizes port locations CØ to CF HEX. Further decoding to allow access of specific ports is done by U66, U67, and U68. Data bus direction is determined by U56, using standard bus as well as decoded signals.

#### Wait Enable

The generation of the WAIT\* signal is controlled by a bit in the MAC latch (U29) called Wait Enable (WAEN\*). If the controller is ready to accept random access to its task file, WAEN\* will be asserted. After WAEN\* is clocked through a latch (U43) to insure WAEN\* is not asserted during a bus access in progress, DCRCS\* (BIC or BOC in some applications) causes WAIT\* to be asserted to the bus.

The WAIT\* line is released on the trailing edge of any Read or Write Strobe to the communications latch, U6Ø. This release is caused by the logical OR of RDG\* and WRG\* on U38 which presets the wait latch, U43, to a non-wait request condition.

## INTERRUPTS AND DRQ'S

The controller produces INTRQ\* to signal the end of all disk operations and DRQ's to signal data ready to DMA controllers. INTRQ\* and DRQ\* originate on the MFM generator (U5) as an auxiliary function of that chip. The INTRQ\* signal is set using INTCLK and the DRQ signal is set using DRQCLK, both of which are produced by U44. Interrupts are cleared by CSAC\* (A 200 nanosecond version of the CSAC signal) and A0, Al whenever the host reads the status register, issues a command or accesses the sector number register. Data requests (DRQ's) are cleared when the host accesses the data or cylinder low registers DRQ's will be reissued for each byte to be transferred. During power on or Master REsets (MR\*), INTRQ\* is set and DRQ is reset.

Appendices 12/15 Meg

Appendices which describe the hard disk drive are included with the 12/15 Meg Hard Disk Service/Technical Reference Manual. The 12 Meg drive uses the Tandon TM6Ø2S, TM6Ø3S AND TM6Ø3SE Disk Drive assembly (Tandon Publication 187275-ØØ4 (REV C). The 15 Meg drive uses the Tandon TM5Ø3 Disk Drive assembly (Tandon Publication 179Ø45-ØØ1A [T5ØØ3 A 2-83]) All disk drive specifications, operating instructions, troubleshooting procedures, spare parts, circuit board schematics and assembly drawings for the unit are included.

Controller Board - WD1010 Based

The WDl $\emptyset\emptyset\emptyset$ -TBl is a stand-alone Winchester Disk Controller board designed to interface up to four Winchester Disk drives to a TANDY-HDC or a compatible bus.

Communication to and from the host computers are made via 8-bit bi-directional data bus and appropriate control signals. All data to be written to or read from the disk, status information, and Macro commands are transferred via this 8-bit bus. An on board sector buffer allows data transfers to the host computer independent of the actual data transfer rate of the drive.

The WDl $\emptyset\emptyset\emptyset$ -TBl design is based upon propriety chips WDl $\emptyset$ l $\emptyset$  (Winchester disk controller) and WDll $\emptyset\emptyset$  (Winchester disk controller support).

#### Features

- Built in Data Separator.
- Built in Write Precompensation Logic.
- Data rates up to 5 Mbits/sec.
- Control for up to four drives.
- Control for up to 8 R/W heads.
- 1Ø24 Cylinder Addressing Range.
- 256 Sector Addressing Range.
- CRC Generation/Verification on ID Fields.
- Automatic formatting.
- 128, 256, 512, 1024 Bytes per Sector (user selectable).

#### Features cont.

- Unlimited sector interleave capability.
- Overlap seek capability.
- Implied seek on all commands.
- MFM encoding recording.
- Automatic retries on all errors.
- Programmable step pulse rates between 35 usec and 7.5 Msec.

MFM

- Automatic restore on all seek errors.
- Programmable disk parameters.
- Error reporting (Disk/Controller errors).

# Specifications

Encoding method

## Drive Specifications:

Cylinder per head	1024
Sectors per track	Up to 256
Heads	8
Drive Selects	4
Step rates	35 u sec to 7.5 Ms
Data transfer rate	5.000 Mbits/sec
Write precomp time	12-15 ns
Sectoring	Soft
Drive Capability	lØ LS loads
Cable length (drive)	10ft. (3M) max.

- Radio Shaek®

Environmental Specifications

The controller module is designed to withstand the following environmental conditions.

A. Temperature:

Operating Range

Ø to 50°C

B. Relative Humidity:

Operating Range

20% to 80%


Note: The range of relative humidity is established on the basis that no condensation is permitted.

C. Reliability:

Mean time between failure (MTBF) is greater than 10,000 hours.

Board Outline

Figure 4. shows the outline for the WDl $\emptyset\emptyset\emptyset$ -TBl board. All connectors are specified in Tables 1 through 5.



– Radio *I*haek<sup>®</sup> –

TABLE 1

CONNECTOR J1		CONNECTOR J2		CONNECTOR J3		CONNECTOR J4	
PIN #	SIGNAL	PIN#	SIGNAL	PIN#	SIGNAL	PIN#	SIGNAL
1 2 3	DRSEL GND	1 2 3	DRSEL GND	1 2 3	DRSEL GND	1 2 3	DRSEL GND
4	GND	4	GND	4	GND	4	GND
5	WPD1*	5	WPD2*	5	WPD3*	5	WPD4*
6	GND	6	GND	6	GND	6	GND
7		7	PUP(12V)	7	PUP(12V)	7	PUP(12V)
8	GND	8	GND	8 9	GND	8	GND
9		9				9	
1ø	<b>*****</b>	1Ø	G117	lø	arr.	1Ø	and
11	GND	11	GND	11	GND	11	GND
12	GND	12	GND	12	GND	12 13	GND
13	+MFMD	13	+MFMD	13	+MFMD	13 14	+MFMD -MFMD
14 15	-MFMD	14 15	-MFMD	14 15	-MFMD GND	15	GND
15 16	GND	16	GND	16	GND	16	GND
17	GND IN-	17	GND IN-	17	IN-	17	IN-
18	IN+	18	IN+	18	IN+	18	IN+
19	GND	19	GND	19	GND	19	GND
2Ø	GND	2Ø	GND	2Ø	GND	2ø	GND
- 70	CMD	24 70	U.1.D	٠,٠		حر ـــ	

(DATA CABLE)

# TABLE 2

# CONNECTOR J5

PIN NUMBER	SIGNAL
PIN NUMBER  1 2 3 4 5 6 7 8 9 1 Ø 11 12 13 14 15 16 17 18 19 2 Ø 21 22 23 24 25 26 27 28 29 3 Ø 31	GND RWC* GND HSEL2* GND WGI* GND SC GND TRK* GND (DRIVE CONTROL CABLE) WF* GND HSELO* GND HSELO* GND INDEX* GND INDEX* GND STEP* GND DRS1* GND DRS2* GND DRS3*
32 33	GND DRS 4 * GND
34 22	DIR IN

TABLE 3

CONNECTOR J	7 (TOP)	CONNECTOR J7(BOTTOM)			
PIN NO.	SIGNAL	PIN NO.	SIGNAL		
1 (Pe) 2 22 3 (Dl) 4 32 5 (D2) 6 7 (D3) 8 14 9 (D4) 19 11 (D5) 12 13 (D6) 14 20 15 (D7) 16 17 (A0) 18 27 19 (A1) 28 40 21 (A2) 29 40 21 (A2) 21 22 34 23 (A3) 24	GND HDBAO GND HDBA1 GND HDBA2 GND HDBA3 GND	26 35 27 (A5) 28 38 29 (A6) 30 36 31 (A1) 32 19 33 (IN*) 34 12 35 (OUT*) 36 2 37 (545253*) 38 39 (NC) 40 37 41 (OUAIT*) 42 43 (NC) 44 45 (NC) 46 14 47 (INTAK*) 48	GND HDBINTRQ* GND HDBWAIT* Pack up ZES GND HDBSEL GND HDBDRQ* GND HDBML* GND HDBML*		
3\ 25 (A4) Note: * Indicate C	ontrol Signals.	5Ø * novec	GND		
	XOR NOR NOR NOR NOR NOR NOR NOR N	8 G,NC 29 GN 37 GN WATT (	>		

—— Radio *s*haek ————

## TABLE 4

## POWER CONNECTOR

## CONNECTOR J8

Ţ	+12	VDC

- 2 GND
- 3 +5 VDC
- 4 GND

## TABLE 5

## ACTIVE LED CONNECTOR

## CONNECTOR J9

- 1 Control 1
- 2 Control 2
- 3 GND
- 4 Driver
- 5 +5 V

Note: This connector is implemented for the indicator LED.

Straps and Options:

All of the options and straps available on WD1ØØ1-TB1 are described in the following sections, however, some references are made to these options in other sections where their use is more fully described.

Please note that permanently installed options need not be changed for standard board practices.

The following list of straps are non-user options and are used solely for manufacturing test purposes.

W1

VCO Input

FIL

Crystal Isolation

The following list of straps are user options.

El -E2

Software reset option

E13-E14

Write protect disable INPUT +OUTPUT PORTS
Select 5X PEC 80 - 95

E7 -E8

E9 -E1Ø

Select 6X

96-111

E5 -E6

Select 7X

127

E4 -E3

Select CX

192 - 207

E13-E14

## Related Documents:

## Document Number

TRS - 80 5M HARD disk users manual 26-113Ø

TRS - 80 12M Hard disk users manual 26-4152

WDlØØ-TBl Test Specification Preliminary

WDll@@-ll Product Specification 29ØØØØ25-ØØØ5

WDlØlØ, Ø8 Data Sheet

Theory of Operations

Host Interface Signals

The Host Interface Connector (J7) consists of an eight bit bi-directional bus, eight bit address bus, and eight control lines.

The host interface pins and signals are illustrated in Table 1.

HDBDØ - HDBD7

NOTE 1:\*

8-bit bi-directional data access lines. These lines are tri-stated by WD1000-TB1 board whenever the WD1010 is utilizing the internal data bus. (BCS\* is asserted). Otherwise the information on the data bus is driven onto the internal data bus of the WD1000-TB1. This is accomplished by leaving the HDSEL\* signal at logical low level when the board is not selected.

#### HDBWR\*

When Write Enable is active and the target register on WDl $\emptyset\emptyset$ -TBl board is selected, the host may write data to the selected register.

#### HDBRD\*

When Read Enable is active and the target register on WD1000-TB1 board is selected, the host may read data from the selected register

#### \*NOTE 1

These signals are transmitted/received using an Octal bus transceivers that have the following characteristics:

IOL = 48 ma at .5V max.

IOH = 3 ma at 2.4V min.

		m
Radio		~
	u u sa sa sa ka k	ĸ
		•

## HDBSEL\*

This signal is asserted when the host initiates a read operation to the WDl $\emptyset\emptyset$ -TBl board.

## HDBDRQ\*

The Data Request line is activated whenever the sector buffer contains data to be read by the host, or is awaiting data to be loaded by the host.

#### HDBMl\*

This signal identifies the instruction fetch cycle of the host. It is also asserted in conjunction with HDBIORQ\* to indicate an interrupt acknowledge.

## HDBINTRO\*

The interrupt request line is activated whenever a command has been completed, if so programmed by the host.

#### HDBMR\*

Master reset signal initializes all internal logic on the WDl $\emptyset\emptyset$ -TBl board. This line must be asserted for at least 5 micro seconds.

#### HDBIORQ\*

This line identifies in I/O operation cycle of the host it is also used in conjunction with HDBMI\* to indicate an interrupt acknowledge.

## HDBAP- HDBA7

The eight address lines. These lines are decoded by the WDl $\emptyset\emptyset$ -TBl to select one of the internal registers during Read/Write operations to these registers.

Ra	dr	a f	h:	9
HO		07#		n.

General Description

All interfacing is done through the Host Interface Connector (J7). All data transfers between the host and WDl $\emptyset\emptyset$ -TBl board take place over an eight bit bi-directional bus consisting of eight data lines. (HDBD $\emptyset$ -HDBD7). The source and destination registers inside the WDl $\emptyset\emptyset$ -TBl are selected by decoding eight address lines (HDBA $\emptyset$ -HDBA7). Data is passed between the interface board and the system bus via a 74LS645-l transceiver. Address and control signals are taken off of the system bus and are buffered using 74LS244 receivers.

The primary interfacing to the system bus consists of misc. read and writes to and from a bank of registers used to hold parameter information pertaining to each command or initiation signals. The register values controlling the operations are mostly implemented inside the WDIØIØ chip, however, two Read ports and a Write port are implemented externally.

There are four board select lines and they are decoded using HDBA7 - HDBA4 as follows:

A7	A6	A5	A4	A3	A2	Al	АØ	Board Select
ø	Ø	ø	ø	Х	Х	Х	Х	None
ø	ø	ø	1	X	X	X	X	None
ø	ø	1	ø	X	X	X	X	None
ø	ø	1	1	X	X	X	X	None
ø	1	ø	Ø	X	X	X	X	None 5×
Ø	1	1	Ø	X	X	X	X	Port 6X
ø	1	1	1	X	X	X	X	Port 7X
1	Ø	ø	Ø	X	X	X	X	None
1	ø	Ø	1	X	X	X	X	None
1	Ø	1	Ø	X	X	X	X	None
1	1	Ø	Ø	X	X	X	X	Port CX
1	1	Ø	1	X	X	X	X	None
1	1	1	ø	X	X	X	X	None
1	1	1	1	Х	X	X	X	None

- Port 5X will be selected if E7-E8 jumper is installed.
  Port 6X will be selected if E9-E1Ø jumper is installed.
- Port 7X will be selected if E5-E6 jumper is installed.
- Port CX will be selected if E4-E3 jumper is installed.

Within the addressing range associated with each board address. Two read ports and one write port are selected when the following conditions are present: The following table is generated for board address CX;

HDB	HDB	HDB	HDB ·	HDB A7-	Port
RD*	WR*	Ml*	IORQ*	HDBAO	
Ø	1	1	Ø	CØ	Read Port Ø
Ø	1	1	Ø	Cl	Read Port 1
1	Ø	1	Ø	Cl	Write Port 1

All other combination of HDBRD\*, JDWR\*, HDBMl\* and HDB IORQ\* will not produce any read or writes for the C2 through C7 addressing range, however C8 through CF are used to address the task registers inside for the WDlØlØ chip (see Programming (Task File) for more details) as shown.

HDB	HDB	HDB	HDB	HDBBA7-	Port
RD*	WR*	Ml*	IORQ*	HDBAØ	
Ø	1	1	ø	C8	Data
Ø	1	1	ø	С9	Error Flag
Ø	1	1	ø	CA	Sector Count
Ø	1	1	ø	СВ	Sector Number
Ø	1	1	ø	CC	Cylinder Low
Ø	1	1	ø	CD	Cylinder High

T		_		$\cap$	(8
16	Shares of the same	 -	g B	SB	

HDB	HDB	HDB	HDB	HDBA7	PORT
RD*	WR*	M1*	IORQ*	HDBAO	
Ø 1 1 1 1 1	1 Ø Ø Ø Ø Ø Ø	1 1 1 1 1 1	Ø Ø Ø Ø Ø Ø Ø Ø	CE CF C8 C9 CA CB CC	SDH Status Register Data Write Precomp Cylinder Sector Count Sector Number Cylinder Low Cylinder High
1	Ø Ø	1	1	CE CF	SDH Command Register

All other combinations of HDBRD\*, HDBWR\*, HDBMl\*, HDBIorQ\* and board address selects C2 through C7 will not produce any read or writes on WDl-TBl board.

Prior to initiating an operation, the host must initialize the appropriate registers inside the WDl00-TBl board.

For details on programming the WD1010 refer to section 4, however the external registers and their programming is described in the following tables and notes associated with each table.

Write Port 1 is loaded from the data bus when the Write Enable to this port is asserted. (WRDIRI\*)

DATA LINES	WRITE PORT 1
HDBDO	"X"
HDBDl	пХп
HDBD2	"X"
HDBD3	DEVEN
HDBD4	SFTRST
HDBD5	"X"
HDBD6	"X"
HDBD7	"X"
	Radio Chaek

Device Enable (DEVEN) must be initialized to "1" before the WD1000-TB1 responds to any commands.

Software reset (SFTRST) will cause a master reset to internal logic on the WDl $\emptyset\emptyset$ -TBl board.

When a Read from Port  $\emptyset$  (RDDIR $\emptyset$ \* is asserted) is initiated the following information will be driven onto the data bus.

READ PORT Ø	DATA LINES
INTRQ	HDBDØ
HWPL	HDBD1
"Ø"	HDBD2
"Ø"	HDBD3
WPD4	HDBD4
WPD3	HDBD5
WDPD2	HDBD6
WPDl	HDBD7

#### INTRO:

Interrupt request line.

#### HWPT.:

This signal indicates that at least one of the four disk drives is Write Protected.

# WPD1 - WPD4

Write protect from Drive One through Drive Four. When a Read from Port 1 (RDDIR1\* is asserted) is initiated the following information will be driven onto the data bus.

TRS-80

READ PORT 1	DATA LINES
"X"	HDBDØ
"X"	HDBD1
"X"	HDBD2
DEVEN	HDBD3
SFTRST	HDBD4
"X"	HDBD5
"X"	HDBD6
"X"	HDBD7

Reading from this port allows the host to verify the information loaded into the Write Port 1 register.

The WDl $\emptyset\emptyset$ -TBl provides facilities (LED drive) to turn an LED on whenever the disk drive READY signal is asserted. This is accomplished through Connector Jl $\emptyset$ .

The WDl $\emptyset\emptyset$ -TBl also provides a software reset mechanism that is activated by assertion of SFTRST signal. The width of this reset is programmed to be nominally at 10 us.

Programming

Task File:

The task file is a bank of registers used to hold parameter information pertaining to each command.

These registers and their addresses are:

A2	Al	A2	READ	WRITE
ø ø	ø ø	ø 1	Data Error Flags	Data Write Precomp Cylinder
Ø Ø 1 1 1	1 Ø Ø 1	Ø 1 Ø 1 Ø 1	Sector Count Sector Number Cylinder Low Cylinder High SDH Status Register	Sector Count Sector Number Cylinder Low Cylinder High SDH Command Register

# Error Flags:

This read only register contains specific error status after the completion of a command. These bits are defined as follows:

7	6	5	4	3	2	1	Ø
BB	CRC	***	ID		AC	TK	_

Bit 7 - Bad Block Detect

This bit is set when ID field has be encountered that contains a bad block mark. Used for bad sector mapping.

Bit 6 - CRC Data Field

This bit is set when a data field CRC error has occurred or the Data Address mark has not been found. The sector buffer may still be read but will contain errors.

Bit 5 - Reserved

Not used, forced to a zero.

Bit 4 - ID Not Found

This bit is set when the desired cylinder, head, sector, or size parameter cannot be found after 8 revolutions of the disk, or if an ID field CRC error has occurred.

Bit 3 - Reserved

Not used, forced to a zero

Bit 2 - Aborted Command

This bit is set if a command was issued while the READY or WRITE FAULT conditions exist. The aborted command bit will also be set if an undefined command code is written into the command register, but an implied seek will be executed.

Bit l - TKØØØ Error

This bit is set only by the restore command. It indicates that the track zero has not been found after the issuance of  $1\emptyset24$  stepping pulses.

Bit Ø - Reserved

Not used, forced to a zero.

Write Precomp Cylinder:

This register is used to define the cylinder number where the RWC (Reduced Write Current) line is asserted.

7 6 5 4 3 2 1 Ø

Cylinder Number 4

The value  $(\emptyset-255)$  loaded into this register is internally multiplied by 4 to specify the actual cylinder where RWC is asserted.

Sector Count:

This register holds the number of sectors that are needed to be transferred to the buffer.

7 6 5 4 3 2 1 Ø

Number of Sectors

This register is used during a multiple sector Read or Write Command.

The written value is decremented after each sector is transferred to the sector buffer. A zero represents a 256 sector transfer, a l = one sector transfer, etc. This register is a "don't care" when single sector commands are specified.

Sector Number:

This register holds the sector number of a desired sector.

7 6 5 4 3 2 1 Ø

## TRS-80

During a multiple sector command, this register specifies the first sector in the transfer. It is internally incremented after each transfer of data to the sector buffer. The sector number register may contain any value from  $\emptyset$  to 255.

Cylinder Number Low:

This register holds the least significant 8 bits of the desired cylinder number.

7 6 5 4 3 2 1 Ø

LS Byte of Cylinder Number

It is used in conjuction with the cylinder number high register to specify a range of  $\emptyset$  to  $1\emptyset23$ .

Cylinder Number High:

This register defines the two most significant bits of the cylinder number desired:

7 6 5 4 3 2 1 Ø

X X X X X X Bit 9 Bit 8

X = Don't Care

### SDH BYTE:

This register contains the desired sector size, drive number and head number paramters. The format is:

		7 EXT	6 SIŽI	 4 3 DRIVE	2	1 0 HEAD					
								- —			
6	5	SECTOR	SIZE	4	3	DRIVE#		2	1	0	HEAD#
0	0	256		0	0	DSEL 1		0	0	0	HSEL 0
0	1	512		0	1	DSEL 2		0	0	1	HSEL 1
1	0	1024		1	0	DSEL 3		0	1	0	HSEL 2
1_1_	1	128		1_	1	DSEL 4	†	0	1	1	HSEL 3
							and .	1	0	0	HSEL 4
								1	0	1	HSEL5
								1	1	0	HSEL6
								1	1	1	HSEL 7

### Bit 5 - Write Fault

This bit reflects the state of the Write-Fault signal from the disk drive. Whenever the Write fault goes high, an interrupt will be generated. Write fault is also latched like Ready.

## Bit 4 - Seek Complete

This bit reflects the state of the Seek Complete line from the disk drives. Certain commands will pause until Seek Complete is true.

## Bit 3 - Data Request

This bit reflects the state of the BDRQ (pin 36 of WDl $\emptyset$ 1 $\emptyset$ 1) line. It is set when the sector buffer should be loaded with data or read by the host, depending upon the command.

### Bit 2 - Reserved

Not used. This bit is always forced to a zero.

### Bit 1 - Command in Progress

When this bit is set, a command is being executed and a new command should not be loaded until reset. Although a command may be executing, the sector buffer is still available for access by the host.

## Bit Ø - Error

This bit is set whenever any bits in the error register are set. It is the logical 'OR' of the error register and may be used by the host to quickly check successful completion of a command.

Command Register:

This write -only register is loaded with desired command.

7 6 5 4 3 2 1 Ø

Command

The commands begin to execute immediately upon loading. This register should not be loaded while the BUSY or CIP bits are set in the status register. The HDBINTRQ\* signal if caused by INTRQ from WDl $\emptyset$ l $\emptyset$  will be cleared by a WRITE to The Command Register.

#### Instruction Set

The WDl $\emptyset\emptyset\emptyset$ -TBl will execute six commands prior to loading the command register, the host must first set up the task file with the proper information needed for the command. Except for the command byte, the other registers may be loaded in any order. Any subsequent writes to the command register will be ignored until execution is completed indicated by the resetting of the CIP bit in the status register.

Command	7	6	5	4	3	2	1	Ø
Restore	Ø	Ø	Ø	1	R <sub>3</sub>	$R_2$	$R_1$	Rø
Seek	Ø	1	1	1	R <sub>3</sub>	$R_2$	$R_1$	$^{R}$ ø
Read Sector	Ø	Ø	1	Ø	I	M	Ø	Ø
Write Sector	ø	Ø	1	1	ø	М	ø	ø
Scan ID	Ø	1	Ø	Ø	Ø	Ø	Ø	ø
Write Format	ø	1	ø	1	ø	ø	ø	ø

D3-	Dα	Data	Field	(For	5 MU7	WCLK)	
K3-	КØ	кате	rield	( FOT	DMHN	WCLK	1

Ø	ø	Ø	ø	35μs
Ø	ø	Ø	1	Ø.5ms
Ø	Ø	Ø	1	1.Øms
Ø	Ø	1	1	1.5ms
Ø	1	Ø	ø	2.Øms
Ø	1	Ø	1	2.5ms
Ø	1	1	ø	3.Øms
Ø	1	1	1	3.5ms
1	Ø	Ø	ø	4.Øms
1	Ø	Ø	1	4.5ms
1	ø	1	Ø	5.5ms
1	1	Ø	Ø	6.Øms
1	1	Ø	1	6.5ms
1	1	1	ø	7.Øms
1	1	1	1	7.5ms

M = Multiple Sector Flag

 $M = \emptyset$  Transfer 1 Sector

M = 1 Transfer Multiple Sectors

I = Interrupt Enable

 $I = \emptyset$  Interrupt BDRQ time

I = 1 Interrupt at end of Command

If the I flag is set, the HDBINTRQ\* is made active coincident with HDBDRQ\*, indicating a transfer of Data is required by the host. If  $I = \emptyset$ , the HDBINTRQ\* will occur at the end of the command.

An optional M flag may be set for multiple sector transfers. When  $M = \emptyset$  one sector is transferred and the Sector Count register is ignored. When M = 1, multiple sectors are enabled. After each sector is transferred, the WD1000-TB1 decrements the Sector Count register and increments the Sector Number register. The next logical sector will be transferred, regardless of the interleave. If at any time prior to the transfer of the last sector, on board sector is full, HDBDRQ\* will be made active and the host must unload the buffer. Once this occurs, the buffer will again be free to accept the remaining sectors in this multiple sector read command.

#### Write Sector

The Write Sector command is used to write one or more sectors of data to the disk. Upon receipt of this command, the WDl000-TBl checks the cylinder registers against its internal cylinder position register to see if they are the same. If not, the direction and number of steps are calculated and a Seek Command takes place.

After Seek Complete is found to be true (with or without an Implied Seek), the BDRQ signal is made active and the host proceeds to load the buffer. When BRDY line goes high, the ID field with the specified cylinder, head and sector size is searched for. Once found, the Write Gate signal is raised and the data is written to the disk. If the ID field cannot be found within eight (8) revolutions, the ID not found bit is set and the command is terminated.

During a multiple sector write operation (M flag =1), the sector number is decremented and the sector count register is incremented. If the BRDY line is low after the first sector is read out of the buffer, the WDlØlØ chip will continue to read data out of the buffer for the next sector. If BRDY is high, the WDlØlØ chip will raise BDRQ and wait for the host to place more data in the buffer.

Scan ID

The Scan ID command is used to update the head, sector size, sector number and cylinder register.

After the command is loaded, the Seek Complete line is sampled until True. The Ready or Write Fault lines are also checked throughout the command. When the first ID field is encountered, the ID information is loaded into the SDH, Cylinder and Sector number registers. The internal cylinder position register is also updated. If a bad block is detected, the bad block bit will also be set. CRC is checked and if an error is found, retries are attempted up to eight (8) revolutions to find an error-free ID field.

There is no Implied Seek with this command and the buffer is left undisturbed.

#### Write Format

The Write Format command is used to format one track using the task file and the sector buffer. During this command, the sector buffer is used for an additional parameter information instead of sector data.

Each sector requires a two byte sequence. The first byte designates whether a bad block mark is to be recorded in the sector's ID field. A H' $\emptyset\emptyset$ ' is normal; a H ' $\emptyset\emptyset$ ' indicates a bad block mark for that sector.

The second byte indicates the logical sector number to be recorded. Using this scheme, sections may be recorded in any interleave factor desired. When Write Enable is active and the target register on WDl999-TBl board is selected, the host may write data to the selected register.

#### Restore Command

The Restore Command is usually used on a Power-Up condition. The actual stopping rate used for the restore is determined by Seek Complete time. A step pulse is issued and the WDl $\emptyset\emptyset$ -TBl waits for the Seek Complete line to go active before issuing the next pulse. If after  $1\emptyset24$  stepping pulses, the TK $\emptyset\emptyset\emptyset$  error bit in the error register is set the command will terminate with an interrupt request. An interrupt will also occur if the Write Fault goes active or the DRDY goes inactive at any time during execution.

The rate field specified (R3-R $\emptyset$ ) is stored in an internal register for future use in Commands with implied Seeks.


#### Read Sector

The Read Sector command is used to transfer one or more sectors of data to the disk. Upon receipt of this command, the  $WDl\emptyset\emptyset$ -TBl checks the cylinder registers against its internal cylinder position register to see if they are the same. If not, the direction and number of steps calculation is performed and a Seek takes place.

After Seek is completed, the search for an ID field occurs. The WDlØØ-TBl must find an ID with the correct cylinder, head sector size and CRC within eight revolutions; else the appropriate error bits will be set and the command terminated. When the proper ID field is found, a data address mark must be found within 15 bytes of the end of the ID field. If not, eight retries are performed with the ID-NOT-FOUND error bit set and the command terminated. The remaining memory in the sector buffer may be filled with any value; so BRDY is generated telling WDlØlØ to begin formatting the track.

As implied Seek is also in effect on this command, if the cylinder registers differ from the internal cylinder position. The Sector Count register is used to hold the total number of sectors to be formatted (FF =255 sectors), while the sector number register holds the number of bytes to be used for Gap 1 and Gap 3 (H '4E' is used). The data field is filled with H 'FF' and CRC is automatically generated and appended unless the extension bit is set in the SDH register. After the last sector is written, H '4E' is filled until index.

Figure 5 shows the format that the WDl $\emptyset\emptyset\emptyset$ -TBl will write on the disk.



#### NOTE:

- 1) When MSB of head byte = 1,
   bad block is detected.
- 2) Write Gate turn-on is 3 bytes after the ID field's CRC bytes.
- Write Gate turn-off is 3 bytes after the Data Field's CRC bytes.
- 4) 12 bytes of zeros are re-written on a Data Field update.
- 5) The 2 LSB's of the IDENT byte are used for cylinder sign.

FE =  $\emptyset$  to 255 cylinders

FF = 255 to 511 cylinders FC = 512 to 767 cylinders

FD = 768 to 10/23 cylinders

6) GAP 3 length is programmable and may range from 3 bytes to 255 bytes.

----- Radio Shaek<sup>®</sup> ------

## TRS-80 ®

9/ Troubleshooting the Power Supply -Primary Drive Section 1

Equipment for Test Set-Up

1. Isolation Transformer (minimum of 500 VA rating)-

## \*\*\*CAUTION\*\*\*

Dangerously high voltages are present in this power supply. For the safety of the individual doing the testing, please use an isolation transformer. The 500 VA rating is needed to keep the AC waveform from being clipped off at the peaks. These power supplies have peak charging capacitors and draw full power at the peak of the AC waveform.

- 2.  $\emptyset$ -14 $\emptyset$  Variable Transformer (Variac)- Used to vary input voltage. Recommend 1 $\emptyset$  Amp, 1.4 KVA rating minimum.
- 3. VoltmeterNeeded to measure DC voltages to 50 VDC and AC voltages to 200 VAC. Recommend two digital multimeters.
- 4. Oscilloscope-35 MHZ (60 MHZ preferred) Need X10 probe.
- 5. Load Board with Connectors-See Table 1 for values of loads required. The entry on the table for Safe Load Power is the minimum power ratings for the load resistors used.
- 6. Ohmmeter

Set-Up Procedure

Set-up as shown in Figure 6. You will want to monitor the input voltage and the output voltage of the regulated bus, which is the +5 output, with DVM's. Also monitor the +5 output with the oscilloscope using 50mv/div sensitivity. The DVM monitoring the +5 output can also be used to check the other outputs. See text of Section III for test points within power supply.

## TRS-80 ®




Figure 6. Test Set-Up

#### Section II

## Visual Inspection

Check power supply for any broken, burned, or obviously damaged components. Visually check fuse, if any question check with ohmmeter.

OUTPUT	MIN	LOAD	SAFE	MAX	LOAD	LOAD
	LOAD	RESISTANCE	LOAD POWER	LOAD	RESISTANCE	LOAD POWER
+ 5V	1.35 A	3.7 ohms	12.5 watts	4.0A	1.25 ohms	50 watts
+12V-1	0.40 A	30 ohms	10 watts	2.1A	5.7 ohms	50 watts
-12V-2	0.60 A	20 ohms	15 watts	1.5A	8 ohms	35 watts
-12V	0.0 A	1K ohms	1 watt	0.1A	120 ohms	3 watts

Table 6. Load Board Values

## Start-Up

Load power supply with minimum load as specified on Table 6. Bring power up slowly with Variable Transformer while monitoring +5 output with scope and DVM. Supply should start with approximately  $4\emptyset-6\emptyset$  VAC applied and should regulate when  $9\emptyset$  VAC is applied. If output has reached +5 volts, do a performance test as shown in Section IV. If there is no output, refer to Section III.

# Radio Shaek

# - TRS-80 <sup>®</sup> -

Section III

No Output

General

When the AC input is applied to the L & N connections and the power does not produce an output, and power switch is on, one or more components have failed. A no output fault condition is most likely caused by a shorted/open component on the primary side but may also be caused by a short on the secondary. To determine the cause follow the steps below.

- A. Check Fuse

  If fuse is blown, replace it, but do not apply power

  until the cause of failure is found.
- B. Preliminary Check on Major Primary Components Check diode bridge (DB1), power transistor (Q2), and catch diode (D3) for shorted junctions. If any component is found shorted, replace it.
- C. Preliminary Check on Major Secondary Components.
  Using ohmmeter from output common to each output, with output loads disconnected, check for shorted rectifiers or capacitors. If +12V output is shorted, also check crowbar SCR (SCR1).
- D. Check for B+ with the fuse intact.

  Connect power supply and attach X1Ø scope probe ground to the anode of (D1). Slowly turn up power and check for B+ on end of R14 nearest the transformer. With imput at 95 VAC, this point should be between 26Ø-27Ø VDC. If this is not correct, check resistor and and DB1.

If R14 is open it was most likely caused by a shorted component that is fed power by R14. Check the following components for proper operation (Q2, Q1, D1, D36).

## - TRS-80 <sup>®</sup>

E. Check Q2 Waveforms

Using X10 probe on heat sink of Q2, check collector waveform. Transistor should be switching, correct waveform is shown in Figure 7. If this is not present, check for open junction on Q2. If OK check to see if base voltage is being supplied to Q2, it should be .7V. If it is not present, check components (L3, Q1, D1, and R4).

#### Section IV

### Low Output

- A. All outputs are low.

  If all outputs are low at the same time, check to ensure that the voltage selection jumper is in the proper position.
- B. +5V AND +12V -2 outputs
  The power supply regulates off of the +5V and +12V -2
  outputs. If these outputs are low, it could cause the
  others to be low. If so, adjust +5V and +12V -2 outputs
  by removing or adding R27 and R28.
- C. If any one output is not present, first check the rectifier associated with that output and then the rest of the components in the circuit and the solder joints on the PCB.

### Section V

#### Crowbar

If the crowbar is not operating, Check Zl, and SCRl. If the crowbar is not triggering within the specified limits change Zl.




Figure 7. Q2 Collector Waveform

Section VI

Performance Test

Each of these test conditions should be set-up and noted to be within the limits. If the power supply does not pass the above tests, refer to Section IV and V.

Astec Power Supply (Primary Drive)
Operating Characteristics

	Min	Тур	Max	Units
Vin Range Input Select 115V Input Select 23ØV				Vrms Vrms
Line Frequency	47	5Ø/6Ø	63	Hz
	11.4		12.6	
Output Current V1 +5V V3 +12V V4 -12V	.75		5.Ø 2.Ø .1Ø	Amps Amps Amps
Ripple Voltages V1 +5V V3 +12V V4 -12V			5Ø 12Ø 12Ø	mV mV mV
Efficiency	7Ø			<b>જ</b>
Hold Up Time Full Load, Low Line Full Load, Nom Line				mSec mSec
Over-Voltage Protection	5.8Ø		6.80	Volts

## — TRS-80 <sup>®</sup>

Troubleshooting the Power Supply -Secondary Drive Section 1

Equipment for Test Set-Up

1. Isolation Transformer (minimum of 500 VA rating)-

### \*\*\*CAUTION\*\*\*

Dangerously high voltages are present in this power supply. For the safety of the individual doing the testing, please use an isolation transformer. The 500 VA rating is needed to keep the AC waveform from being clipped off at the peaks. These power supplies have peak charging capacitors and draw full power at the peak of the AC waveform.

- 2. Ø-28Ø Variable Transformer (Variac)-Used to vary input voltage. Recommend 1Ø Amp, 1.4 KVA rating minimum.
- 3. VoltmeterNeeded to measure DC voltages to 50 VDC and AC voltages to 400 VAC. Recommend two digital multimeters.
- 4. Oscilloscope-Need X1Ø probe.
- 5. Load Board with Connectors-See Table 7 for values of loads required. The entry on the table for Safe Load Power is the minimum power ratings for the load resistors used.
- 6. Ohmmeter
- 7. Wattmeter

Set-Up Procedure

Set-up as shown in Figure 8. You will want to monitor the input voltage and the output voltage of the regulated bus, which is the +5 output, with DVM's. Also monitor the +5 output with the oscilloscope using 50mv/div sensitivity. The DVM monitoring the +5 output can also be used to check the other outputs. See text of Section III for test points within power supply.




Figure 8. Test Set-Up

Section II

Visual Inspection

Check power supply for any broken, burned, or obviously damaged components. Visually check fuse, if any question check with ohmmeter.

#### LOAD BOARD VALUES

OUTPUT	MIN LOAD	LOAD R	SAFE LOAD POWER	MAX LOAD	LOAD R	SAFE LOAD POWER
+5	0.45A	11.11 ohm	5W	2.5A	2 ohm	25W
+12	1.3A	0.40 ohm	W8	2.02A	24.24 ohm	50W
-12	0	0	0	0	120 ohm	2W

Table 7. Load Board Values

## Start-Up

First note the position of the input voltage select wire. This wire can be found at the end of PCB opposite the input/output connectors. Make sure the wire is in position corresponding to your test set-up 230V position if you are using 115V input. For the balance of this troubleshooting section we will assume 230V operation. If you prefer 115V operation divide applicable values in half.

## · TRS-80 ®

Load power supply with minimum load as specified in Table 7. Bring power up slowly with Variable Transformer while monitoring +5 output with scope and DVM and input with DVM and wattmeter. If the wattmeter shows significant power with low AC power being applied, shut down and refer to Section III.. Supply should start with approximately  $8\emptyset-12\emptyset$  VAC applied and should regulate when  $19\emptyset$  VAC is applied. If output has reached +5 volts, do a performance test as shown in Section IV. If there is no output, refer to Section III. For  $12\emptyset$  VAC use divide  $23\emptyset$  VAC voltages by two.

#### Section III

## No Output

- A. Check Fuse


  If fuse is blown, replace it, but do not apply power until the cause of failure is found.
- B. Preliminary Check on Major Primary Components
  Check thermistor (R1), diode bridge (DB1), power
  transistor (Q2), and catch diode (D3) and turn-off
  transistor (Q1), emitter resistor (R10), and diode (D1)
  for shorted junctions. If any component is found
  shorted, replace it.
- C. Preliminary Check on Major Secondary Components.
  Using ohmmeter from output common to each output, with output loads disconnected, check for shorted rectifiers or capacitors. If +12 output is shorted, also check crowbar SCR (SCR1) and zener (Z1).
- D. Check for B+

Setup power supply and attach X1 $\emptyset$  scope probe ground to end of R11 closest to input capacitors. Slowly turn up power and check for B+ on the (+) terminal of the diode bridge (DB1). With input at 95 VAC, this point should be between 12 $\emptyset$ -14 $\emptyset$  VDC. If this is not correct, check fuse, thermister (R1), DB1, and if necessary, check R2, D3, and finally input capacitors C6 and C7.

E. Check Q2 Waveforms

Using XlØ probe on the case of TØ3 package of Q2, check collector waveform. Transistor should be switching, correct waveform is shown in Figure 9. If this is not present, check for shorted junction on Q2.

If OK check the base waveform. Base of Q2 is the uppermost of the two center leads on the back of Q2 heat sink. The correct waveform is shown in Figure  $1\emptyset$ . If this waveform is not present, check L3, Q1, and D1, and secondary components Q3, D11, D12, D5, and L4. If any of the semiconductors are found shorted, or inductors open, replace them.



50 V/DIV 5 μsec/DIV

Input - 120VAC Loads - +5 @ 2A +12 @ 1A -12 @ 0.1A

Figure 9. Q2 Collector Waveform

1.0 V/DIV 5 *μ*sec/DIV

Input and Loads same as above.




Figure 10. Q2 Base Waveform

# ----- TRS-80 <sup>®</sup> ----

Section IV

Performance Test

Each of these test conditions should be set-up and noted to be within the limits.

Test	Input	+5 Load	•12 Load	12 Load
1	95VAC	Max	Max	Max
2	128VAC	Max	Max	Max
3	120VAC	Max	Min	Min
4	128VAC	Min	Min	Min
5	95VAC	Min	Min	Min

	VOLI	AGE AND KI	PPLE SPECIFICA	ATION
OUTPUT	AHN	MAX	NO LOAD	RIPPLE
•5	4 75V	5.25V		50mV P.P
+12	11.40V	12.60V		150mV P-P
12	11.60V	15,00V		150mV P-P

# ----- TRS-80 <sup>®</sup> -

Astec Power Supply (Secondary Drive)
Operating Characteristics

	Min	Тур	Max	Units
Vin Range				
Input Select 115V	95	115	135	Vrms
Input Select 23ØV	18Ø	23Ø	264	Vrms
Line Frequency	47	5Ø/6Ø	63	Ηz
		_		_
Output Voltages +5V	4.75		5.25	Volts
+12V -12V		12 <b>-</b> 12	12.6	Volts
-12 V	-11	-12	-15	Volts
Output Current +5V	. 45		2.5	Amps
+12V	.75		2.Ø	Amps
-12V	.ØØ5		.10	Amps
Load Regulation (measured by varying load on considered outpu from typ to either min o rated load) +5V 12V -12V			5 5 25	<b>સ્ક</b> સ્ક
Ripple Voltages +5 12V -12V			5Ø 15Ø 15Ø	mV mV mV
Efficiency	65			8
Over-Voltage Protection	5.8Ø		6.8Ø	Volts



## Tandy 65W Power Supply

## Basic Principle

A switching power supply circuit employs a high-speed semiconductor switch to control the storage and release of electrical energy in an inductor and provide regulated DC output voltages with a minimum loss of energy in heat-dissipating elements. There are several schemes for achieving this result which differ primarily in the arrangement of the basic circuit elements. These elements include a switch, an inductor, a rectifier, a capacitor and a DC voltage source.

An arrangement well-suited for economical power supplies with rated power outputs under 100 watts is the FLYBACK CONVERTER shown in Figure 11. The waveforms in Figure 12 are used to describe the operation of the Flyback Converter circuit. For the purpose of this discussion we will assume that the duration of the "ON" time equals the duration of the "OFF" time and Vo = rated output voltage.




FIGURE 11. BASIC FLYBACK CONVERTER

When the switch is closed (ON) at time ta, Vin is impressed across the primary winding of inductor L and the current Isw increases linearly from zero until the switch opens (OFF) at time tb. Note that Isec is zero while the switch is closed. This is because Vsec is negative with respect to Vo thus reverse-biasing diode D. Note that Vsw is also zero while the switch is closed.

When the switch opens at time tb, the magnetic field of L instantly collapses and reverses polarity. At this moment, Vsw is equal to Vin plus the voltage across L just before

the switch opened (also equal to Vin). Therefore, at the instant the magnetic field reverses polarity, Vsw = 2Vin.




Figure 12. Waveforms for Figure 11.

Radio Shaek®

## TRS-80 ®

During the interval when the switch is open (tb to tc), the secondary voltage, Vsec, is a replica of the primary voltage Vsw. Diode D is now forward biased due to the polarity of the inductor windings and because the turns ratio, n, is such that:

#### Vsec x n > Vo

This biasing replenishes the charge in capacitor C that was delivered to the load R during the ta-tb interval. This is the "flyback" interval and is so named because the inductor releases the energy stored in its magnetic field while the switch is OFF.

Several other facts are illustrated by the waveforms of Figure 12. First, the voltage across the switch Vsw decays exponentially from 2Vin to Vin during the "OFF" interval. This is because the inductor and the switch timing are adjusted to transfer all of the energy that was stored in the inductor while the switch was ON, into the secondary while the switch is OFF. (Observe that Isec DECREASES linearly with time to zero at the end of the "OFF" time period.) This is known as resetting the core. Thus, at time to when the switch is ready to turn on again, the DC input voltage Vin is again available to charge the inductor. Also at this time, all currents in the inductor are zero.

Second, since we have assumed that Isw increases linearly with time and that the ON and OFF time periods are equal (5% duty cycle), the average current in the primary, Isw (av), is 1/4 the peak current Isw. Also, the average current in the secondary, which is equal to the load current Io, is 1/4 the peak current in the secondary.

## TRS-80 <sup>®</sup>

Third, the turns ratio is set by the ratio of the average primary voltage (Vsw) over a full cycle at its lowest value to the maximum permissible output voltage, Vo. The lowest Vsw value occurs at low AC line and maximum output load. In practice, the actual turns ratio, the ratio of peak-to-average voltages and currents, and the duty cycle may be adjusted to compensate for circuit losses.

Fourth, notice the ringing or oscillation that appears on the peak portion of Vsw and Vsec. This oscillation occurs at the resonant frequency of the leakage inductance of the inductor L and the parasitic capacitance of the circuit. The parasitic capacitance includes the interwinding capacitance of the inductor and stray capacitance of the switch. If this oscillation is not damped by a suitable means, the peak voltages may easily exceed the breakdown rating of the switch or the insulation in the inductor.

### Block Diagram

The basic circuit illustrated in Figure 11 can be divided into three functional blocks: Input DC supply, primary, and secondary. To make use of this model, we need to expand it to provide control for the switch timing and to include sufficient circuitry to satisfy performance and reliability specifications. The complete block diagram is shown in Figure 13.




FIGURE 13. BLOCK DIAGRAM

The other blocks provide additional output voltages, add safety or protective features, reduce circuit noise, and

- Radio *f*haek

## TRS-80.8

develop signals for use by the control section. The control section continuously operates the bipolar transistor switch and varies the proportion of ON time to OFF time in response to changes in the AC input line voltage or output load current. This is accomplished by feeding back a signal from the output terminals that instructs the control section to increase or decrease the ON time to compensate for a change in the output voltage.

The DC voltage supply to the control section is controlled by the latch circuit when AC power is first applied to the power supply. A built-in timing circuit allows the input DC supply filter capacitor to become fully charged before power is applied to the control section. After the control section circuit starts and secondary voltages reach their regulated output levels, the auxiliary power supply provides the required DC voltage to operate the control section. The latch is reset when the current limit or under-voltage sensors operate, thus removing DC voltage to the Control IC.

There are four secondary or output voltages in addition to the auxiliary supply: +5.05 volt, +12 volt CRT, +12 volt Disk, and -12 volt. The +5.05 and +12 DISK voltages are regulated by the control circuit response to the frequency compensated feedback control signal which comes from the load sense section. Since the load sensing occurs on the secondary side, an optical coupler circuit is necessary to provide safety isolation between the primary side common ground and the secondary side common ground.

All the secondary voltages, including the auxiliary +12 voltage, share the same magnetic flux linkage in the transformer core and are controlled by the flyback inductor. Any change in secondary load currents cause a change in the shared magnetic flux. This change in the flux of the inductor sets up an EMF (electromotive force) which causes a flux in opposition to the one which resulted from the change in load current. Thus, the original change tends to be counteracted and the current delivered to the load remains constant.

The output filters reduce the remaining ripple voltage components of the AC line and switching frequencies to levels low enough to prevent interference with the circuits operated by the supply. Switching frequency components that

## · TRS-80 <sup>®</sup> ·

The overvoltage crowbar senses an abnormal rise in the +5.1 volt output and short-circuits the voltage line to the common secondary ground, thus tripping the current limiting circuit which finally shuts down the supply.

The surge limiter at the AC line input prevents the input filter capacitor in-rush current surge from exceeding component ratings or unnecessarily tripping external fuses.

## TRS-80

## Technical Specifications

Environment:

Input Voltage:

9Ø to 135 VAC rms, 47 to 63 Hz

Input Surge Current:
 48 amps max.

Efficiency:

70% min. at full load with 115 VAC rms input

Output Voltages:

V1, +5.Ø5 VDC

V2, +12 VDC CRT

V3, +12 VDC DISK

V4, -12 VDC

Output Power:

continuous 65 watts max.

### Output Current:

		Load	<u>[</u>
Condition l (Model III use)	Output V1 V2 V3 V4	Min. 1.35 A Ø.6Ø A Ø.4Ø A Ø.ØØ5 A	Max. 4.Ø A 1.5 A 2.1 A Ø.1Ø A
Condition 2 (Hard Disk use)	V1 V3 V4	2.5 A Ø.75 A Ø.ØØ5 A	5.Ø A 2.Ø A* Ø.1Ø A

\*NOTE: V2 and V3 connect in parallel to provide the V3 output. The V3 output will support a 5. $\emptyset$  A peak load which decays to 1. $\emptyset$  A in approx. 8 seconds. V1 and V3 must be within specified regulation when this surge decays to 4. $\emptyset$  A.

## - TRS-80 <sup>®</sup> -

Output Ripple Voltage:

Vl	(5.Ø5 VDC)	5∅mV p-p
V2	(+12 VDC)	150mV p-p
V3	(+12 VDC)	150mV p-p
V4	(-12  VDC)	150mV p-p

NOTE: Ripple is the composite 100/120 Hz ripple due to the line, plus the high frequency ripple due to the power oscillator. Common mode noise which may be observed due to oscilloscope connections should be ignored.

## Output Voltage Regulation:

After initally setting V1, output voltage tolerances under all conditions of rated line, load, and temperature should remain within the following limits:

Vl	(+5.Ø5 VDC)	+/- 3%
V2	(+12 VDC)	see *NOTE
V3	(+12 VDC)	+/- 5%
V4	(-12 VDC)	+25%, -8.3%

- \*NOTE: a) The initial value of V2 must not change by more than +/-100mV under the following load conditions of V3:
  - -- A step increase in output current from  $\emptyset.4$  A (initial condition) to 2.4 A, decaying within 60 msec to 2.1 A.
  - -- A step decrease in output current from 2.1 A (initial condition) to Ø.4 A.
  - b) V2 output voltage may vary +/- 5% under all other conditions of rated line, load, and temperature as defined in the specification.

### Over-Current Protection:

Power supply will shut down before total power exceeds the point where damage would result. No damage will result when any output is short circuited continuously with 100 milliohms or less.

#### Over-Voltage Protection:

The +5.05 VDC circuit is protected with a "crowbar" circuit with a trip range of 5.8 to 6.8 VDC.

### Hold-Up Time at Continuous Max Load:

Nominal Line	16	mSec	minimum
Low Line	1Ø	mSec	minimum

# —— Radio *s*haek® -

Theory of Operation

The basic operating principles of a flyback converter and the necessary functional blocks to form a complete power supply were reviewed in the System Description section. In this part, the operation of each section of the circuit will be analyzed and later these sections will be connected to illustrate the signal flow in the power supply.

### AC Input

A conventional bridge rectifier and a filter capacitor are connected directly across the AC line to provide the DC input voltage to the power supply.




FIGURE 14. INPUT AC SUPPLY

An EMI filter consisting of capacitors C3Ø-C33 and choke T2 are inserted at the input to the rectifier. This filter circuit keeps the high frequency signals generated in the power supply from being conducted into the AC power line. C3Ø and C3l provide a low impedance to the earth ground terminal for signals common to both hot and neutral sides of the AC line. C32 provides a low impedance dissipative path for the RF signal energy which appears across the line. T2 blocks RF signals common to both sides of the line and reflects them back toward the lower impedance elements near the rectifier. T2 also helps block differential (across-the-line) signals by using the EMF set up by the signal current on one side of the line to oppose the signal current flowing in the other side. C33 serves as a

# - TRS-80 <sup>®</sup> -

transient bypass capacitor to protect the power supply from large transient voltages that appear on the AC power line. C33 also improves the efficiency of the RFI filter choke T2 by terminating the line in a low impedance to absorb and dissipate any remaining differential RF energy.

R38 is a negative-temperature-coefficient-thermistor which limits the turn-on surge current of the power supply filter capacitor C29. The resistance of this thermistor when "cold" is approximately 10 ohms. As the filter capacitor charges toward the peak value of the AC input voltage, it draws less current from the line. At the same time, the heating effect of the current flowing in the thermistor causes its resistance to decrease until it reaches its rated "hot" resistance of less than 1 ohm. As you can see, the thermistor dissipates very little power when the power supply is in operation. The thermistor is designed to cool rapidly enough, during power loss or turn-off, to limit the turn-on surge after only a few seconds cool-down.

The fuse, a fast acting 3.0 amp unit, is selected to ignore the short term turn-on surges, but open quickly in the event of an abnormally high current that would result from a component failure in the DC input supply or current limiting circuits.

# Auxiliary Power Supply

The auxiliary power supply is operational when the main supply is on and not in a shut-down condition. This power supply consists of winding 2-3 on Tl, half-wave rectifier CR4, and filter capacitor Cl4. The voltage output is approximately +15 volts under normal conditions but momentarily reaches about +31 volts during start-up.


#### Kick Start Latch


Start up of the circuit is initiated by the kick start latch. This latch is shown in simplified form in Figure 15a along with the accompanying waveforms in Figure 15b. When power is applied, C14 charges toward Vin = +16 $\emptyset$  volts through R26 with a time constant of approximately RC or 37.5 seconds. However, as we'll see, the kick start latch turns on in 2 or 3 seconds, the time required for the voltage across C14 to reach  $3\emptyset$  + Vbe4 =  $3\emptyset$ .7 volts. At this point Q4 turns on and develops a bias across R21 which turns on Q5.

Referring to Figure 15b, as Cl4 dumps its charge into Cl beginning at time t2, the voltage across Cl4 starts to decrease toward a level that will be determined by the load composed of Ul and the base drive circuit. Notice that the voltage across Cl momentarily approaches the full 3l volts at time t3 before it drops down under load to about +15 volts at time t4.

(a) Latch Circuit







t1: Power applied
t2: Latch turns ON
t3: C1 peak charge
t4: C1 voltage at loaded value
Vin = 160 volts

FIGURE 15. KICK-START LATCH

With Cl charging rapidly through the low resistance of a saturated Q4 via Vbe5, the reference supply inside Ul develops its 5.0 volt output when the voltage across Cl exceeds about 8 volts. At this point, the supply has not quite yet started, but Ul has a DC supply at pin 10. All that remains is to start up the pulse generator so that the supply operates and replenishes the charge in Cl4 on each cycle, thus maintaining a DC source for Ul of about +15 volts. Completion of the start-up sequence occurs when the soft start circuit, described in the next section, has started the pulse generator.

# — TRS-80 <sup>®</sup> :

Control Section

The control section consists of the control IC, the primary half of the feedback optocoupler U2, and the base drive circuit for the switching transistor. The control circuit IC has three major parts: an internal regulator, a pulse generator, and an error amplifier section.

The internal reference is a regulated +5.00 DC voltage. This voltage provides the reference voltages for the comparators used in the pulse generator as well as the DC supply voltage for the feedback optical coupler and the internal circuits of Ul except for its output transistors.

The pulse generator section of the control IC has four major parts: (a) sawtooth oscillator; (b) wave-shaping and output circuit; (c) regulating comparator; (d) dead-time comparator. Figure 16 illustrates the sawtooth oscillator and output circuit waveforms and the approximate levels of the DC control voltages applied by the comparators to the wave-shaping logic. The oscillator frequency is set by the values of R3 and C7 shown in Figure 17.

The amplitude of the sawtooth is set at 3.0 volts (approximately 60% of the 5.0 volt reference voltage). Whenever the sawtooth voltage, Vosc, exceeds both of the DC control voltages, Vreg and Vdt, the output circuit will be in the ON condition.

The DC control voltage, Vreg, set at a quiescent value by R6 and R9, varies in response to changes in the supply's DC output voltages as sensed by U3 and coupled through U2. Notice that these voltages will vary because of changes in output loading, AC input voltage, and also because of the residual 120 Hz ripple component from the main DC supply.

The dead-time control voltage, Vdt, is set at a constant value by R4 and R5 and ensures that the pulse generator "OFF" time will be at least 50% of the sawtooth period. This allows adequate time for the complete transfer of stored energy from the primary to the secondary of transformer Tl as discussed in the section on basic principles.

A concept known as duty cycle was introduced in earlier paragraphs. Duty cycle is defined as the ratio of the "ON" time of the sawtooth cycle to the total length of the sawtooth period. Since the sawtooth has a linear ramp characteristic, the duty cycle is also equal to:

There are three possible conditions of the duty cycle:

- d = 50% which occurs when Vreg is less than Vdt.
  This happens when the loading on the
   output of the supply is heaviest and the
   AC input voltage is at its lowest permitted
   level (see specifications)

 $\emptyset$  < d <50% which occurs during normal operation.




FIGURE 16. OSCILLATOR, PULSE GENERATOR WAVEFORMS

Radio Shaek® .

The dead-time control voltage is used in one other important way. Notice the 4.7 ufd capacitor, C2, connected across R4 in Figure 17. When power is first applied to the supply, the voltage across the capacitor is zero. Therefore, Vdt = Vref = 5.0 volts and no pulses appear at the output because Vdt is greater than Vosc,pk. As C2 charges, Vdt decreases toward 1/2 (Vosc,pk) in a time determined by R5 and C2 as t =  $5 \times 15 \, \text{k}$  ohm X 4.7 ufd = 1/3 second. As Vdt decreases past Vosc,pk, very narrow pulses begin appearing at pin 8 of Ul. The pulses become successively wider until Vdt is less than Vreg. C2 continues charging until Vdt reaches the final correct value of about 1.5 volts. This action provides the soft start feature of the power supply and allows sufficient time for the DC input supply and latch to reach normal operating conditions before the supply is started. effect, the load is connected to the supply gradually by the soft start circuit.




FIGURE 17. CONTROL SECTION

Radio Shaek®

Frequency stability of the sawtooth oscillator is provided by the 2% tolerance and polyester construction of the timing capacitor, C7, and the 100 parts-per-million temperature stability and 1% tolerance of R3. Voltage stability of the DC control voltages is provided by the +/- 2 1/2 percent stability of the 5.0 volt reference.

The control section consists of two error amplifiers in Ul, the primary half of U2, and associated circuitry shown in Figure 17. One of the error amplifiers serves as a regulator or pulse-width modulator which derives the DC control voltage, Vreg, from the signal voltage developed across R7 by the current in U2. This current is a replica of the current developed by U3 in response to the condition of the output voltage at the +5.1v and +12v outputs. This amplifier has a gain of about 10 determined by:

The other error amplifier in Ul serves as a shut-down comparator. The positive terminal, pin 14, is set at the +5.0 volt reference and pin 13, the negative terminal or shut-down pin, is tied to the current limit latch. The output of this error amplifier (equal to Vreg since both error amplifier outputs are tied to the wave-shaping logic) will rapidly increase toward the +5.0 volt reference when pin 13 drops below 5.0 volts. Recall that if Vreg exceeds the peak sawtooth voltage, pulses are inhibited and the power supply shuts-down.

#### Base Drive

Figure 18 illustrates the BASE DRIVE circuitry which turns switching transistor Q7 on and off in response to the output of the pulse generator portion of Ul. The "ON" circuit is shown in Figure 18a and the "OFF" circuit is shown in Figure 18b. Waveforms for these circuits appear in Figure 19.

The output transistor of Ul combined with Q3 forms a Darlington pair. This circuit provides the relatively large current necessary (through coupling capacitor C8) to turn on Q7. R23 limits this base current to a value large enough to turn on Q7 quickly, but not so large that it will exceed the ratings of Q3, C8, or the base emitter junction of Q7, or so large that the turn-off time of Q7 is excessive.

## TRS-80 ® -

As Q3 turns on, C8 charges to approximately +5 volts and Q7 is driven into saturation. Energy is stored in the primary winding of T1 as the collector current of Q7 increases or "ramps up" at a rate determined by the inductance of the transformer primary winding.

When the output transistor of Ul turns off, the emitters of Ql and Q2 are initially at the +6 volt level determined by the charge on C8, the Vbe drop of Q7, and the drop across R37. Both base-emitter junctions of the Q1-Q2 darlington pair are biased ON and the positive terminal of C8 is clamped to near-ground by the saturating Q1. At this point, C8 still has most of its charge and the base voltage of Q7 is approximately -4.5 volts with respect to ground.




FIGURE 18. BASE DRIVE CIRCUIT




FIGURE 19. Q7 BASE VOLTAGE WAVEFORM

With the strong reverse polarity provided by C8 across the base emitter junction of Q7, the "forward" charge stored in the junction capacitance is quickly swept out and Q7 is turned off. C8 continues to discharge through R24 to

prepare for the next "ON" cycle. R19 limits the initial discharge of C8 while Q7 is turning off.

Notice the symmetry in the base drive circuit and the key role played by C8 in both the turn-on and turn-off sequences. Because of this crucial role in the circuit, this capacitor is specified as a high temperature, low-equivalent-series-resistance component.

Primary Circuit and Current Limit Shutdown

The Primary Circuit

The Primary circuit, shown in Figure  $2\emptyset$ a, functions exactly as described earlier in the "Basic Principle" section. That is, the switch (Q7) is controlled by the base drive waveform developed by the control section.




FIGURE 20. PRIMARY SIDE PROTECTION

The Snubber Circuit

Practical transformers cannot couple 100% of the stored energy from the primary to the secondary since all of the flux from the primary fails to link all the secondary turns. A circuit using this practical transformer behaves as though a small fraction of the primary inductance was not wound on

## — TRS-80 <sup>®</sup> -

the core of the transformer, but instead placed apart from the primary and in series with it. This small, separately-acting inductance does not participate in the transformer action and is called the leakage inductance.

If the resonant circuit, consisting of this leakage inductance and the stray capacitance in the adjacent circuit, has sufficient Q (relatively low resistance losses), a damped oscillation will occur in this resonant circuit when the transistor switch opens. The peak value of this oscillation will add to the Vce = 2 x Vin which appears across the transistor switch just after turn-off. The combined peak Vce may exceed the transistor breakdown rating if not damped out by the action of a snubber circuit.

When Q7 turns off, the energy stored in the leakage inductance is transferred to the electric field of the total capacitance of C37 plus stray capacitance. (Since C37 capacitance is much larger than the strays, it dominates in this action and tends to limit the peak value of the Q7 turn-off voltage.) If there were no resistance in this series connection of C37-plus-parasitics and leakage inductance, they would exchange this energy back and forth indefinitely. R4Ø is used to damp this oscillation without excessively slowing the turn-off of Q7, thus effectively snubbing the turn-off voltage spike at the collector of O7.

Current Limit Circuit and the Shut-Down Sequence

The current limit circuit forces the voltage level at a control pin of Ul to change to a near-zero value very quickly when the current in the transistor switch exceeds a predetermined point. It also removes the supply voltage from the control circuit and resets the kick start latch and soft-start circuits.

The current limit circuit shown in Figure 20c has three parts: a control bus, a detector, and a latch. The control bus supplies the operating DC voltage to the current limit circuit. It also conducts the current limit signal to control pin 13 and to the reset point in the kick start latch circuit. Diodes CR2 and CR3 steer this signal.

The normal maximum peak current in switching transistor Q7 is 3 amps. The detector transistor Q8 is biased to turn on by the divider action of R35 and R36 whenever the Q7 peak current through R37 exceeds 4 amps. A low-pass filter, formed by R35 and C22, prevents false detections on transient signals that don't represent an over-current condition.

----- Radio ∫haek° -

# —— TRS-80 <sup>®</sup> —

As soon as Q9 turns on, its collector current develops the turn-on bias for Q8 across R33, and the Q8-Q9 pair "latches" in the "ON" state until the DC source for the latch is removed. Removal of this DC source occurs when Cl discharges through CR1, thus removing DC voltage from the control IC. Notice also that the kick start latch, Q4 and Q5, is still in the "ON" state and thus provides a discharge path for Cl4. When the decreasing voltage across Cl4 is less than approximately one volt, the Q4-Q5 latch also switches off.

At this point in time, all circuits are in an OFF condition except the input DC supply. Cl4 now begins to re-charge toward the input DC supply to restart the power supply. If a fault remains, the kick start and current limit circuits will continue to shut-down and re-start the power supply several times per second until the fault is removed or AC power to the supply is turned-off.

#### Under-Voltage Lockout

The Under-Voltage Lockout, UVL, shuts down the supply whenever the AC input voltage drops below about 90 volts. This occurs when the voltage at pin 13, set by the divider action of R27 and R25, diminishes to a level below the internal reference supply of the control IC. Pulses are inhibited immediately and because the DC supply to the Control IC is no longer replenished by the auxiliary supply, it discharges toward zero.

Why is it important to shut down the supply if the input AC line drops below  $9\emptyset$  volts? The answer will become clear when an inherent characteristic of the circuit is discussed, namely, its negative input resistance.

Imagine the situation where the supply is delivering full power to its load and the AC input voltage drops five or ten volts. The supply control circuit responds by increasing the "ON" time of the switching transistor thus increasing the average current in the primary winding. The only way the DC supply can deliver more current is to draw it from the AC line. So the negative change in AC input voltage was accompanied by a positive change in AC input current.

A other way to describe this characteristic is that the supply is a constant power device, that is:

Pin = Vin x Iin = constant.

Dadia	Shael	3
Kaalo	Juaga	Ĺ

# -- TRS-80 <sup>®</sup>

Thus if V decreases, I will increase, and vice versa. The supply will thus draw more and more current from the AC line if the AC voltage continues to decrease. In order to limit the average current to a safe value, the control circuit senses the input voltage and shuts down the supply before the AC voltage level becomes too low or the AC current input becomes too high.

#### Secondary Outputs

Each of the secondary windings consist of a half-wave rectifier followed by a pi filter. The input capacitor of the filter stores the charge delivered to it when the rectifier is biased ON by the polarity of the transformer winding. The inductor and the output capacitor form a low-pass filter which removes the switching frequency ripple component.

The current output of the -12 volt supply is much smaller than that of the positive voltage outputs. Because of this, the current limit circuit response is not sufficiently effective to prevent damage to the -12 volt circuit. Therefore, a three terminal regulator with its own current limiting circuit is used to protect the -12 volt output.

All of the 12-volt rectifiers are fast recovery types and the +5 volt rectifier is a Schottky type. These diodes feature high switching speeds during turn-off. Their low forward voltage drop mimimizes dissipation resulting in maximum efficiency. Each of the positive outputs has a bleeder resistor.

The reason for two separate +12 volt outputs is to provide sufficient isolation between different types of loads. It is easier to regulate the +12 volts if the load which contains the DC motors in the disk drives is separated from the rest of the loads. In addition, the +12 volt "Disk" output (V3) is included in the load sense network in order to minimize the load transients which occur when the disk drives turn on and off. The supply is then better able to regulate the other +12 volt output (V2) during the severe V3 transitions.

Load Sense and Feedback Signal Development

The circuit of Figure 21 has three parts. In part (a), the IC's U2 and U3 are biased ON by resistors R11 and R22. These resistors also sense the changes in AC line input

voltage to provide line regulation. U2A is the LED half of an optocoupler which serves to isolate the DC ground circuits of primary and secondary while coupling the AC feedback signal via optical coupling. U3 serves as both a stable DC reference voltage which the output voltages are compared against and as an error amplifier which provides the gain necessary for adequate sensitivity of the control IC to load changes.




FIGURE 21. FEEDBACK SIGNAL DEVELOPMENT

# - TRS-80 ®

Each of the passive components in the load sensing network is a high stability (+/- 100ppm) part to assure stability of the network over the operating temperature range of the power supply.

Part (b) of Figure 21 includes the network which tailors the frequency response of the error amplifier so that it responds to low frequency change only. This network, consisting of R14/C5 and R13/C4, also determines the stability of the power supply by ensuring that the power supply control circuit has no tendency to oscillate.

Part (c) illustrates the load sensing network. Equal currents through R15 are supplied from the +12V DISK and +5.05V outputs by R29 and R30. In addition, a portion of the transient signal occurring on the +12V CRT output (when the motors turn on or off) is fed to R15 by C17. The wiper of R15 feeds a control signal which represents the status of the current loads to the error amplifier U3. U3 amplifies and compensates it then U2 couples that control signal to U1 where it is used to vary the switching transistor (Q7) ON time to adjust the output voltages as necessary. R15 is adjustable to provide the initial set-up of the +5.05V output when it is installed in a computer.

#### Overvoltage Crowbar

Some of the circuits supplied by the +5 volt output are quite sensitive to voltages in excess of 7 volts. Since some circuits require both +5 and +12 volts, a failure in those circuits could apply +12 volts to the +5-volt bus and thus damage some of the +5-volt circuits. To prevent the +5-volt bus from exceeding a safe level, an SCR, Q6, is used to "crowbar" or short-circuit the +5.05 volt output to the secondary ground bus. This short circuit triggers the current limiting circuit and the supply shuts down until it trys to restart.

Referring to Figure 22, VR2 sets the turn-on point of the SCR and R17 develops the gate signal when VR2's Zener breakdown voltage of 5.6 volts is exceeded. C6 and R17 provide current limiting for VR2 and filter the gate signal so Q6 won't respond to transient signals.




FIGURE 22. OVERVOLTAGE CROWBAR

#### Power Chain

In a sense we have already analyzed the power chain in the section on basic principle of operation. The base drive causes the switching transistor to turn on and off at a prescibed rate. This action alternately stores energy from the DC input in the primary inductance and releases it into the secondary through the flyback transformer action. The energy is then stored in the input filter capacitor at a voltage determined by the transformer turns ratio. Notice that the turns ratio determines the ratio of collector voltage to secondary voltage, both of which are alternating voltages. The ratio of input-to-output DC voltage is determined by the duty cycle and the turns ratio together.

For example, lets look at the +5 volt output of Figure 23 at normal loading and approximately 120 VAC input. Under these conditions, the DC input voltage is 168 VDC and the duty cycle is approximately 40%. Thus, our average DC voltage at the switching transistor collector (or across the primary) is 40% of 168 or 67.5 volts. Dividing this average DC




FIGURE 23. POWER CHAIN

voltage by the turns ratio for the 5 volt secondary (54 : 4 = 13.5) gives us 5.0 volts.

$$67.5V$$
 $----$  =  $5V$ 
 $13.5$ 

Control Chain

Imagine the load end of the feedback path disconnected from the +5.05 volt output terminal and unfolded so that the load sense network is now at the "input". The secondary rectifier (CR5) and filter (Cl0-Cl2, Ll,) remain as the output. The circuit as it now appears, redrawn in simplified form in Figure 24, is known as the control chain. To see how the regulation action occurs, assume a small negative voltage change at the "input" of the feedback network and follow it through the control chain.

This negative voltage change, which would correspond to a slightly heavier load current, appears at pin 1 of U3 as a decreasing voltage. The error amplifier in U3 inverts and amplifies this signal. The positive-going output voltage of U3 at pin 3 causes less current to flow in the internal LED of U2A. A replica of this smaller current, optically coupled and induced in the phototransistor of U2B, develops a reduced voltage across R7 at the non-inverting input of the regulator error amplifier in U1.




FIGURE 24. CONTROL CHAIN SIMPLIFIED SCHEMATIC

The regulator error amplifier in Ul does not invert the signal, but further amplifies it, improving the sensitivity of the control chain to small changes at the power supply output. The regulator error amplifier output is Vreg. Since we established earlier that a negative-going Vreg increases the length of the base drive pulse, Q7 is turned on a little sooner so that it can store more energy from the AC line in the primary inductance. Finally, this increased energy is stored in the filter capacitor ClØ,Cll during the flyback interval and supplies the increased demand for current that resulted in the original reduction in the output voltage.

More simply stated, the control chain uses an amplified version of the output voltage CHANGE to adjust the width of the base drive pulse through the action of a control voltage at a comparator input.

# · TRS-80 ®

Troubleshooting Chart

Trouble

Cause

Remedy

open fuse

shorted line input filter capacitor

check and/or replace C33, C32, C31, C3Ø

shorted bridge

check BR1

shorted filter

check C29, C26, R39

capacitor

shorted switching

transistor

check Q7, C37, R4Ø, C26, Tl pri.,

Q3, Q1, R37

Current limit cycle

single rectifier open in bridge

check and/or replace

BRl

open filter capacitor

check C29

shorted snubber

capacitor or resistor

check C37, R40

open opto-coupler

check U2

shorted supply output

check computer for short on +5V, +12VCRT, +12V DISK, -12V outputs and clear shorted condition

shorted output

check CR5, CR6, CR7, CR8

rectifier

open or shorted output

filter capacitor

check C16, C18, C25, C23, C1Ø, C11, C12,

C19, C2Ø

defective crowbar

check Q6

## TRS-80

Troubleshooting Chart (cont'd)

Trouble

Cause

Remedy

no pulses at pin 8 of Ul, (i.e., supply shut down)

no aux. DC supply

Check and/or replace CR4, Cl4, Tl aux.

no "kick start"

check R26, Q4, Q5, VR1, CR1, Cl

no base drive

check Ul, Q3, R23, C8, R24

dead-time control divider malfunction

check C2, R4, R5, Ul (for V ref.)

under-voltage protect
divider malfunction

check R27, R25, C9, Q9

PWM feedback malfunction

check and/or replace

Ul, U2, C3

## TRS-80 8 -

Testing and Adjustments

The following tests should be performed to guarantee correct operation of the power supply after repairs have been made. The first test checks the primary circuits and is to be made without AC power applied. The second test is a complete operational test with AC power applied.

Primary, Checks T2, U1

#### No AC Power Applied

- 1. Apply +35 volts DC via 170 ohm, 5 watt resistor from Q4 emitter to the primary side of ground. Primary side ground is the point labeled on the schematic. Also apply 35 volts DC via a 120k ohm resistor and a normally closed SPST switch from Pin 13 of Ul to primary ground. Observe the voltage across Cl4 as it charges. As it reaches a value near +31 volts, it should drop to near +16 volts as Q5 and Ul turn on.
- 2. Check Ul pin 8 and/or Q7 base for a base drive pulse: a 40 kHz square wave of 8/4 volts respectively
- 3. Switch the SPST switch connecting the 120k ohm resistor from Pin 13 of Ul and check for loss of base drive pulses on Q7.

Operational, Checks T2, U1, U2

#### Apply AC Power

- 1. Apply rated maximum loading for condition 1 (Model III use) or condition 2 (5 1/4" Hard Disk use).
- 2. Apply 120 VAC input voltage and observe Q7 current (via loop on PCB) and voltage (at TP2). Supply should start in two to four seconds.
- 3. Observe the +5.05 volt output and adjust R15 until the output is exactly +5.05 volts DC.
- 4. Measure +12V and -12V outputs.

## - TRS-80 $^{ m e}$ -


- 5. Check all outputs at Vin =  $9\emptyset$  VAC and 135 VAC at:
  - (a) minimum and maximum loads
  - (b) check +12V CRT when +12V DISK varies in transient test.
- 6. Measure ripple. See Measurement Techniques below.
- 7. Measure efficiency. See Measurement Techniques below.
- 8. Test operation of current limit and over-voltage protection circuits by applying +7.0 volts to the +5 volt output.

### Measurement Techniques

- 1. Ripple -- Unit connected to full load at low line. One end of 50 ohm coaxial cable connected to output terminals. Other end of cable (terminated with 0.01 uF ceramic cap in series with 51 ohm resistor) connected to scope using BNC T-fitting. Two components at 120 Hz and 40 kHz.
- 2. Efficiency -- Use Diego Systems Series 200 power monitor. Efficiency = Power Out


Power In

# 10/ Printed Circuit Boards



TANDY CORP.


CONTROLLER EDDARD




Radio Shaek®

COMPONENT SIDE


1700189 REV A






126

— TRS-80 <sup>®</sup>




- Radio *s*haek®





Radio Shaek

— TRS-80 <sup>®</sup>




A 3 REF. DOCUMENTS BILL OF MATERIAL 61-031095-0002
3CHEMATIC 61-031095-0011
A STAMP APPROPRIATE SERIAL NUMBER IN AREA SHOWN
NOTES:
NOTES:


X3 681	REV LEVEL CHANGE DALY						ORT.	n-22-83	
X2 654	ADDED JUMPER E13-E14			GL9		art.	11-9-83		
X1 622	REV LTE CHANGE ONLY					art.	10/11/98		
XO 610	PROTOTYPE RELEASE			SF	K	SRL	9-29-83		
REV. ECO	DESCRIPTION			BY	СК	APPR	DATE		
TOLERANCES	SIGNATURE	DATE	M	FS	TER	P	DIE	3/2	TAL
AS NOTED	DRAWN P.J. DIAZ	9-ZI-83		0 R	P 0		A 7	, -	0 N
PLACES XX + 010	CHECK		TITLE						
XX ± .010 XXX ± .005	ENGINEER NADERSHAL	WD-1000-TBI ASSEMBL				PLY	1		
ANGLES HOLES	ENGR APPR		CLASS	BASE	NUMBER	DASH	BIN/RO COOE	M RE	A DCFC
±0°30 = 00°	O A APPL		61	031	095	0010	-	1 X3	3 -
SCALE DWS	MEG APPE		SCAL	E 1/	1	SH	r l	OF	1
THIS INFORMA	TION IS CONFIDENTIAL AN	D PROPRIETA	N OT YE	DC AND SE	HALL NOT BE	REPRODUC	ED OR FU	RTHER	DISCLOSED
		1							

- Radio *f*haek<sup>®</sup> :

TRS-80 <sup>®</sup>



- TRS-80 <sup>©</sup>



Radio Shaek®


- TRS-80 <sup>®</sup>





TANDY CORP.


65W POWER SUPPLY
REDUCE TO 8.500±.005




- Radio Shaek®

# TRS-80 ®

# 11/ Wiring Diagrams




AC Wiring Harness (Primary/Master)




AC Wiring Harness (Secondary/Slave)

# Radio Shaek®




DC Power Harness (Primary/Master)

# TRS-80 ®




# DC Power Harness (Secondary/Slave)



Lamp Driver Wiring Harness (Primary)


# - TRS-80 <sup>®</sup> -



NOTES.

1. DWENSIONS GIVEN REPRESENT "THE LENGTH OF WALES. PROUN I ANGLES SHOWN ARE FOR UT-WING REF. CNLY.

# LED Driver Board Harness (Secondary)



Standard Jumpers on Controller Board

17 - 19 1 - 2 5 - 6

# \_\_\_\_\_ TRS-80 <sup>®</sup> \_\_\_\_\_

# 12/ Parts Lists

PRODUCT DESCRIPTION HARD DISK 5 1/4" CAT. NO. 26-4152

QTY	DESCRIPTION	PART NUMBER
1 1 1	MANUAL, START-UP REFERENCE, MANUAL MANUAL ASSY	8749389 8749394 8898419
1 1 1	LABEL, TOP H.D. CONN CORD, 8' POWER* CABLE, EXT KIT, ACCESSORY HDM	8789613 87Ø9Ø57 87Ø9244 8898418
1 1 1 1 1 4 4 4	CASE, BOTTOM* PLUG, 2 1/2" DIA. LABEL, FCC PART 15 LABEL, FCC ID HDM LABEL, S/N FOOT WASHER, 1/2 O.D SCREW, #10 X 1/2"*	8729124 8729148 8789287 87898Ø8 878979Ø 859Ø123 8589Ø74 8569Ø62
3 6 1 1 2 2 2 2	PLATE, COVER SCREW, #4X1/4 PPH CABLE, INT. CNTRL CABLE, INT.CNTRLR SCREW, #6 X 5/16 SCREW, #4-4Ø X 3/4"PPH NUT, LOCK #4-4Ø WASHER, STAR #4	8729147 856912Ø 87Ø933Ø 87Ø9331 856913Ø 8569Ø59 8579ØØ3 8589Ø75

	TRS-80 <sup>®</sup> -	
1 1 2 2	HARNESS, AC MSTR SCREW, #6-32 X 1/4 (GRD) SCREW, #4-4Ø X 1/2"PPH NUT, LOCK #4-4Ø	87Ø9332 8569Ø98 8569Ø33 8579ØØ3
1 2 4 1	FAN, COOLING* TAB, FASTON NUT,#6-32 KEPS FAN, 5M S/A	879Ø4Ø1 8529ØØ8 8579ØØ4 889662Ø
1 1 1 1	BEZEL, SWITCH* SWITCH, KEYLOCK* SWITCH, ON/OFF* INDICATOR LIGHT* BEZEL ASSY	871923Ø 8489Ø47 8489Ø48 8469ØØ9 889661Ø
1 4 1 2 4 4 4	DRIVE, 12 MEG HARD METAL SLEEVE HARNESS, LAMP MOUNT, DRIVE WASHER, LOCK #6 SCREW, #6-32 X 1/4 PPH GROMMET, RUBBER DRIVE, S/A	879Ø2Ø3 8589Ø76 87Ø9347 8729179 8589Ø18 8569Ø98 859Ø127 88966Ø9
1 4 4 2 2 4 4	FILTER NUT, LOCK #6-32 SCREW, #6-32 X 2 F.CNTSK SCREW, #6-32 X 1/2 SCREW, #6-32 X 1/4 THD FM SCREW #6-32 X 1/4"PPH WASHER, #6	8719298 8579ØØ4 8569155 8569126 8569Ø4Ø 8569Ø98 8589Ø18
1 1 7	CLIP, CORD .52" DIA. CLIP, CORD .38" DIA. TUBING 1/8DX1/2	8559Ø15 8559Ø1Ø 8539Ø25
1 2 1	PCB ASSY, CONTROLLER* (See pages 71-74) IC P2114 U17, U18 IC, 8X3ØØ MICRO-CONT	889613Ø 8Ø42114 8Ø4Ø3ØØ
1	IC 28S86 BPROM (U34)PRGMD	88966ø3
1	IC, 28S86 BPROM (U4Ø)PRGMD	88966Ø2
1	IC, 28S86 BPROM (U41)PRGMD	88966Ø4

# - Radio ∫haek® -

	IR5-8U	
1 1 1 1 1	IC, WD $1100-01$ (U9) IC, WD $1100-12$ (U5) IC, WD $1100-03$ (U11) IC, WD $1100-04$ (U6) IC, WD $1100-05$ (U7) PCB, CONTROLLER 5M F/A	8Ø4Ø111 8Ø41112 8Ø4Ø113 8Ø4Ø114 8Ø4Ø115 88966ØØ
1 1 4 4 2 1 5	POWER SUPPLY* INSULATOR POWER, SUPPLY SCREW, #6-32 X 1/4"PPH WASHER, #6 LOCK SCREW, #1Ø X 1/4"PH WASHER, .141 1DX .167 OD SCREW, #6-32X3/8"PPH POWER SUPPLY S/A	872918Ø 8539Ø26 879ØØ43 856916Ø 8589Ø18 8569153 8589Ø72 8569ØØ3 88966Ø8
1 4 4 1 1	HARNESS DC MSTR SCREW, #6-32X1/4 PPH WASHER, #6 LOCK HOLDER, PLASTIC MAP CABLE, INT. DATA MSTR	87Ø9334 856916Ø 8589Ø18 859Ø1Ø9 87Ø9324
1 2 5 5 1 1	COVER, TOP CLIP, GRD. SCREW, #8-32X3/8" WASHER, #8 FLAT LOGO STRIP* BEZEL* COVER, TOP S/A	8729123 8559Ø4Ø 85691Ø7 8589Ø27 8719221 87192Ø9 88984Ø3
3	SCREW, #6-32X3/8" PPH	8569026
1	LABEL, LINE TERMINATOR	8789597
1	MANUAL, SERVICE	87494ø3
1	PCB ASSEMBLY, INTERFACE (See pages 75 and 76)	8898417

# ----- TRS-80 <sup>®</sup> -----

PRODUCT DESCRIPTION 5 1/4" HARD DISK CAT. NO. 26-4153

QTY	DESCRIPTION	PART NUMBER
1 1 1 1	CABLE, EXT. DATA 20POS. CABLE, EXT. CNTRL 34POS. CORD, 8 POWER* CABLE, INT. DATA 20 POS KIT, ACCESSORY HDS	87Ø9384 87Ø9329 87Ø9Ø57 87Ø9326 88985Ø7
1 1 4 4 4 1	CASE BOTTOM* LABEL, FCC PART 15 LABEL, FCC ID HDS FOOT SCREW, #10 X 1/2" WASHER, 1/2 O.D. LABEL, S/N	8729181 8789287 87898Ø9 859Ø123 8569Ø62 8589Ø74 8789793
1 1 2 2 2	CABLE, INT CNTRLR CABLE, INT. CNTRL/SLV SCREW, #6 X 5/16 BRICO IND. SCREW, #4-4ØX3/4 PPH NUT,#4-4Ø KEPS LOCK	87Ø9325 87Ø9328 856913Ø 8569Ø59 8579ØØ3

	TRS-80 ° :		
2	WASHER, #4 STAR	8589Ø75	
1 2 1	FAN, COOLING TAB, FASTON FAN, 12M S/A	879Ø4Ø1 8529ØØ8 889662Ø	
4 1 4 1 2 2	SCREW, #6-32 X 2" FCNTR FILTER NUT, #6-32 LOCK* HARNESS, AC SLV SCREW, #4-40 X 1/2"PPH NUT, LOCK #4-40	8569155 8739Ø1Ø 8579ØØ4 87Ø9333 8569Ø33 8579ØØ3	
1 1 1 1	BEZEL, SWITCH* INDICATOR, PWR ON SWITCH, ON/OFF* INDICATOR LIGHT* BEZEL ASSY	871923Ø 8469Ø11 8489Ø48 8469ØØ9 8896611	
1 4 2 2 2	HARNESS DC ASSY RELAY, 12V 7ØMA SCREW, #6-32 X 1/2 SCREW, #6-32 X 1/4 SCREW, #6-32 X 1/2 SCREW, #6-32 X 3/8	87Ø9335 84291Ø4 8569126 8569Ø98 8569152 8569Ø26	
2 7	CLIP CORD .38 DIA. TUBING 1/8 DIA. X 1/2	8559Ø1Ø 8539Ø25	
1 1 2 4 1	DRIVE, 12 MEG HARD HARNESS, LED DRIVER HARNESS, RELAY MOUNT, DRIVE SCREW, #6-32 X 1/4 PPH DRIVE, 12M HDS S/A	879Ø2Ø3 87Ø9348 87Ø9355 8729179 8569ØØ3 8898422	
1 9 1 2 1	POWER SUPPLY SCREW. #6-32 X 1/4 PPH SCREW, #6-32X1 PPH ZINC NUT, #6-32 KEPS PCB DRIVER F/A 12M	879ØØ25 856916Ø 8569159 8579ØØ4 8896615	

TE	<b>n</b> e.	<b>. 2</b>	$\Box$	®
H 18	~ —	-	1 11	

1	HOLDER, PLASTIC MAP	859Ø1Ø9
1 2 3 5 5 1	COVER, TOP CLIP, GRD. SCREW, #6-32 X 3/8 PPH SCREW, #8-32 X 3/8 WASHER, #8 FLAT LOGO, STRIP BEZEL	8729123 8559Ø4Ø 8569Ø26 85691Ø7 8589Ø27 8719259 87192Ø9
1 1 1	LABEL, WARRANTY NOT. BAG, 6X15X22 LABEL, LINE TERMINATOR	8789Ø9Ø 859Ø124 8789597

### \_\_\_\_\_ TRS-80 <sup>®</sup> \_\_\_\_

BILL OF MATERIAL 5 1/4" HARD DISK CONTROLLER PC BOARD ASSY.(889613Ø) REV. Ø9/Ø7/82 PAGE 1 OF 4

SYMBOL	QTY	DESCRIPTION	PART NO.
<b>-</b>	1	PCB LOGIC BOARD REV. " - "	87Ø9294
TP1-14		STAKING PINS	8529Ø14
Cl	1	CAPACITOR 68 PFD 50V C. DISK	83ØØ683
C2-6	5	CAPACITOR .1 MFD 50V MONO	83741Ø4
C7-9	3	CAPACITOR 100 PFD 50V C. DISK	83Ø11Ø4
Clø	1	CAPACITOR 68 PFD 50V C. DISK	83ØØ683
Cll	1	CAPACITOR 22 PFD 50V C. DISK	83ØØ224
C12-16	5	CAPACITOR .1 MFD 5ØV MONO	83741Ø4
C17	1	CAPACITOR 100 MFD 16V ELEC. RAD.	83271Ø1
C18,19	2	CAPACITOR 10 PFD 50V C. DISK	83ØØ1Ø4
C2Ø	1	CAPACITOR .1 MFD 50V MONO	83741Ø4
C21	1	CAPACITOR 68 PFD 50V C. DISK	83ØØ683
C22,23	2	CAPACITOR .1 MFD 50V MONO	83741Ø4
C24	1	CAPACITOR .0068 MFD 50V POLY	83Ø2684
C25	1	CAPACITOR 150 PFD 50V C. DISK	83Ø1153
C26-28	3	CAPACITOR .1 MFD 5ØV MONO	83741Ø4
C29	1	CAPACITOR 10 MFD 16V ELEC. RAD.	83261Ø1
C3Ø	1	CAPACITOR 330 PFD 50V C. DISK	83Ø1332
C32	1	CAPACITOR 100 PFD 50V C. DISK	83Ø11Ø4
C33	1	CAPACITOR 6-50 PF TRIM NPO	836Ø55Ø
C34	1	CAPACITOR .47 MFD 16V ELEC. RAD.	8324471
C35-37	3	CAPACITOR .1 MFD 5ØV MONO	83741Ø4
C41-51	11	CAPACITOR .1 MFD 5ØV MONO	83741Ø4
C52	1	CAPACITOR 2.2 MFD 25V ELEC. RAD.	8325221
C53	1	CAPACITOR 100 PFD 50V C. DISK	83Ø11Ø4
C54	ļ	CAPACITOR 100 MFD 16V ELEC. RAD.	83271Ø1
C55 C56	ļ	CAPACITOR .1 MFD 50V MONO	83741Ø4
C57-61	1	CAPACITOR .Ø1 MFD 5ØV C. DISK	83Ø31Ø4
C62	5 1	CAPACITOR .1 MFD 5ØV MONO	83741Ø4
CR1		CAPACITOR 47 MFD 16V ELEC. RAD.	8326471
J1-4	1	DIODE IN4148	815Ø148
J1-4 J5	4	CONNECTOR 20-PIN HEADER (SIP)	8519121
J7	1	CONNECTOR 34-PIN HEADER (SIP)	851912Ø
J8	1 1	CONNECTOR 5Ø-PIN HEADER (SIP)	8519117
		CONNECTOR 4-PIN RIGHT ANGLE (POWER)	8519141
J9 JP1-6	1 6	CONNECTOR 5-PIN HEADER (SIP) STRAIGHT	
JP15-19	5	JUMPERS	8529Ø14
Q1	1	JUMPERS  TRANSIEROR MRC2007	8529014
Q1 Q2	i	TRANSISTOR MPS29Ø7	8100907
Q2 Q2	1	INSULATOR, TRANSISTOR	8
~~	<u>.</u>	TRANSISTOR 2N532Ø	811Ø32Ø

### TRS-80 <sup>®</sup>

BILL OF MATERIAL 5 1/4" HARD DISK CONTROLLER PC BOARD ASSY.(889613Ø) REV. Ø9/Ø7/82 PAGE 2 OF 4

SYMBOL	QTY	DESCRIPTION	PART NO.
Rl	1	TRIM POT 10K OHM MULTITURN	8279311
R2,3	2	RESISTOR 2K OHM 1/4 WATT 5%	82Ø722Ø
R4-6	3	RESISTOR 56Ø OHM 1/4 WATT 5%	82Ø7156
R7	1	RESISTOR 27Ø OHM 1/4 WATT 5%	82Ø7127
R8	1 1	RESISTOR 51Ø OHM 1/4 WATT 5%	82Ø7151
R9,1Ø	1	RESISTOR 27K OHM 1/4 WATT 5%	82Ø7327
Rll,12	2 1	RESISTOR $100$ OHM $1/4$ WATT $5%$	82Ø711Ø
R13		RESISTOR 27Ø OHM 1/4 WATT 5%	82Ø7127
R14,15		RESISTOR 62Ø OHM 1/4 WATT 5%	82Ø7162
R16	1 1	RESISTOR 2K OHM 1/4 WATT 5%	82Ø722Ø
R17		RESISTOR 43K OHM 1/4 WATT 5%	82Ø7343
R18,19	2	RESISTOR $100$ OHM $1/4$ WATT 5%	82Ø711Ø
R2Ø	1	RESISTOR 33Ø OHM 1/4 WATT 5%	82Ø7133
R21	1		82Ø7168
R22	1	RESISTOR 5.6K OHM 1/4 WATT 5%	82Ø7256
R23	1 1	RESISTOR PAK 1K OHM SIP 6-PIN	829Ø21Ø
R24		RESISTOR 4.7K OHM 1/4 WATT 5%	82Ø7247
R25	1	RESISTOR 560 OHM 1/4 WATT 5%	82Ø7156
R26	1	RESISTOR $10$ K OHM $1/4$ WATT $5$ %	82Ø731Ø
R27	1	RESISTOR PAK 4.7K OHM SIP 6-PIN	8293247
R28-35	8	RESISTOR 50 OHM 1/4 WATT 5%	82Ø7Ø51
R36	1	RESISTOR 10 OHM 1/4 WATT 5%	82Ø7Ø1Ø
R37	1	RESISTOR 4.7K OHM 1/4 WATT 5%	82Ø7247
R38	1	RESISTOR 560 OHM 1/4 WATT 5%	82Ø7156
R39	1	RESISTOR 220 OHM 1/4 WATT 5%	82Ø7122
R4Ø	1	RESISTOR PAK 220/330 OHM SIP 8-PIN	
R41	1	RESISTOR 16K OHM 1/4 WATT 5%	82Ø7316
R42	1	RESISTOR 10K OHM 1/4 WATT 5%	82Ø731Ø
R43-45	3	RESISTOR PAK 22Ø/33Ø OHM SIP 1Ø-PIN	829ØØ2Ø

### TRS-80 ®

BILL OF MATERIAL 5 1/4" HARD DISK CONTROLLER PC BOARD ASSY.(8896130) REV. 09/07/82 PAGE 3 OF 4

SYMBOL	QTY	DESCRIPTION	PART NO.
Ul	1	IC 26SØ2 ONE SHOT	8Ø6ØØØ2
U2	1	IC 74LS193 DUAL CLOCK COUNTER	9ø2ø193
U3	1	IC 74S74 DUAL FLIP-FLOP IC 74S51 AND OR INVERTER	9Ø1ØØ74
U4	1	IC 74S51 AND OR INVERTER	9Ø1ØØ51
U5-7	3	SOCKET 2Ø-PIN (DIP) IC 74LS244 LINE DRIVERS SOCKET 2Ø-PIN (DIP) IC 74S74 DUAL FLIP-FLOP SOCKET 2Ø-PIN (DIP) IC 74S74 DUAL FLIP-FLOP IC 74S86 QUAD 2-IN OR IC 74LS175 QUAD FLIP-FLOP SOCKET 18-PIN (DIP) SOCKET 18-PIN (DIP) IC 74LS14 HEX INVERTER IC 74S74 DUAL FLIP-FLOP IC 74LS74 DUAL FLIP-FLOP IC 74LS74 DUAL FLIP-FLOP IC 74LS74 DUAL FLIP-FLOP IC MPQ67ØØ TRANSISTOR PAK	85Ø9ØØ9
UB	1	IC 74LS244 LINE DRIVERS	9020244
U9	1	SOCKET 20-PIN (DIP)	85Ø9ØØ9
U1Ø	1	IC 74S74 DUAL FLIP-FLOP	9010074
Ull	1	SOCKET 20-PIN (DIP)	85Ø9ØØ9
U12-14	3	IC 74S74 DUAL FLIP-FLOP	9010074
U15	ļ	IC 74S86 QUAD 2-IN OR	9010086
U16	1	IC 74LS175 QUAD FLIP-FLOP	9020175
U17	1	SOCKET 18-PIN (DIP)	85Ø9ØØ6
U18	1	SOCKET 18-PIN (DIP)	85Ø9ØØ6
U19 U2Ø,21 U22	1	IC 74LS14 HEX INVERTER	9020014
U2Ø,ZI	2	IC 74574 DUAL FLIP-FLOP	9010074
<b></b>	1 1	IC /4LS/4 DUAL FLIP-FLOP	9020074
U23 U24	1	TO TATELLY OF THE OR	0404400
		IC 74LS32 QUAD 2-IN OR IC 74LS123 DUAL MULTIVIBRATOR	9020032
1126-28	3	IC 74LS123 DUAL MULTIVIBRATOR IC 74LS191 COUNTER	9Ø2Ø123 9Ø2Ø191
U25 U26-28 U29	1	TO 7410174 UPV DITD_DIOD	9Ø2Ø174
U3Ø	i	IC 74LS174 HEX FLIP-FLOP IC 74SØØ QUAD 2-IN NAND	9Ø1ØØØØ
U31	i	IC DDU4-5060 60NS DELAY LINE	
U32	i	TO 749124 DUAL OCCULATION	9010124
U33	ī	IC 74S124 DUAL OSCILLATOR IC 74SØ2 QUAD 2-IN NOR SOCKET 24-PIN (DIP) IC MC3487 DRIVER	9010002
U34	ī	SOCKET 24-PIN (DIP)	85Ø9ØØ1
U35,36	2	IC MC3487 DRIVER	8Ø5Ø487
บ37	ī	IC 74LS54 AND OR INVERT	9020054
U38	ī	IC 74LSØ8 OUAD 2-IN AND	9020008
บ39	1	IC 74S174 HEX FLIP-FLOP	9010174
U4Ø	1	SOCKET 24-PIN (DIP)	85Ø9ØØ1
U41	1	SOCKET 24-PIN (DIP)	85Ø9ØØ1
U42	1	SOCKET 50-PIN (ZRF)	85Ø9Ø12
U43	1	IC MC3487 DRIVER IC 74LS54 AND OR INVERT IC 74LSØ8 QUAD 2-IN AND IC 74S174 HEX FLIP-FLOP SOCKET 24-PIN (DIP) SOCKET 24-PIN (DIP) SOCKET 5Ø-PIN (ZRF) IC 74LS74 DUAL FLIP-FLOP IC 74S138 LINE DECODER IC 74SØ4 HEX INVERTER	9020074
U44,45		IC 74S138 LINE DECODER	9Ø1Ø138
U46	1	IC 74SØ4 HEX INVERTER	9010004
U47	1	IC 74S138 LINE DECODER IC 74SØ4 HEX INVERTER IC 74LS273 OCTAL FLIP-FLOP IC 74LS244 LINE DRIVERS	9020273
U48,49	2	IC 74LS244 LINE DRIVERS	9020244

# - TRS-80 <sup>®</sup> ---

BILL OF MATERIAL 5 1/4" HARD DISK CONTROLLER PC BOARD ASSY.(8896130) REV. 09/07/82 PAGE 4 OF 4

SYMBOL	QTY	DESCRIPTION	PART NO.
U5Ø	1	IC 74LS24Ø OCTAL BUFFER	9020240
U51	1	IC 74LS54 AND OR INVERT	9ø2øø54
U52	1	IC 74LS174 HEX FLIP-FLOP	9020174
บ53	1	IC 74S64 AND OR INVERTER	9Ø1ØØ64
U54	1	IC MC3486 RECIEVER	8Ø5Ø486
บ55	1	IC 74LS125 QUAD BUFFER	9020125
บ56	1	IC 74S64 AND OR INVERTER	9010064
บ57	1	IC 74LSØ8 QUAD 2-IN AND	9ø2øøø8
U58	1	IC 74SØ4 HEX INVERTER	9Ø1ØØØ4
บ59	1	IC 74SØ8 QUAD 2-IN AND	9Ø1ØØØ8
U6Ø	1	IC 8T31 TRANSCIEVER	9ø6øø31
U61	1	IC 74LS374 OCTAL FLIP-FLOP	9ø2ø374
U62	1	IC 74LS273 OCTAL FLIP-FLOP	9ø2ø273
U63,64	2	IC 7416 HEX INVERTER	9Ø1ØØ16
U65	1	IC 74S32 QUAD 2-IN OR	9Ø1ØØ32
U66,67	2	IC 74LS139 DUAL LINE DECODER	9Ø2Ø139
U68	1	IC 74S139 DUAL DECODER	9Ø1Ø139
U69	1	IC 74S138 LINE DECODER	9Ø1Ø138
υ7ø	1	IC 83Ø4 BUS TRANCIEVER	8Ø6Ø3Ø4
U71	1	IC 74LS244 LINE DRIVERS	9ø2ø244
บ72	1	IC 7416 HEX INVERTER	9Ø1ØØ16
บ73	1	IC 74LS244 LINE DRIVERS	9ø2ø244
U74	1	IC 74LS374 OCTAL FLIP-FLOP	9ø2ø374
U75	1	IC 74SØ4 HEX INVERTER	9Ø1ØØØ4
U76	1	IC 74LS221 DUAL MULTIVIBRATOR	9ø2ø221
บ77	1	IC 78MØ5 +5V REGULATOR	8Ø518Ø5
U77	1	SCREW, #4-40 X 3/8" PPH	8569ØØ2
U77	1	NUT #4, KEPS	8579ØØ3
U77	1	HEAT SINK 6070B	8549Ø11
U78	1	IC 75453 LAMP DRIVER	8Ø5Ø453
Yl	1	CRYSTAL 20.0 MHZ	84Ø9Ø24
Y2	1	CRYSTAL 8.000 MHZ	84Ø9ØØ6

### TRS-80 (

BILL OF MATERIAL 5 1/4" HARD DISK INTERFACE PC BOARD ASSY.(8898417) REV.  $\emptyset 8/27/82$  PAGE 1 OF 2

SYMBOL	$\mathbf{Y}\mathbf{T}\mathbf{Q}$	DESCRIPTION	PART NO.
	1	PC BOARD (INTERFACE) " - "	85Ø9295
TP1-7	7	STAKING PINS	8529Ø14
ABC	3	STAKING PINS	8529Ø14
BCDE, FG	6	STAKING PINS	8529Ø14
HJK,STU	6	STAKING PINS	8529Ø14
VWX	3	STAKING PINS	8529Ø14
AC-AF	4	STAKING PINS	8529Ø14
AG-AK	4	STAKING PINS	8529Ø14
AL-AP	4	STAKING PINS	8529Ø14
Cl-24	24	CAPACITOR .1 UF 50V MONO AXIAL	83741Ø4
C25	1	CAPACITOR 10 UF 16V ELEC. RAD.	83261Ø1
C26	1	CAPACITOR 10 UF 16V ELEC. AXIAL	83161Ø1
C27-55	29	CAPACITOR .1 UF 50V MONO AXIAL	83741Ø4
C56	1	CAPACITOR 47 UF 16V ELEC. AXIAL	8316471
C57	1	CAPACITOR 47 UF 16V ELEC. AXIAL	8316471
C58	1	CAPACITOR 33 UF 50V ELEC. AXIAL	8316334
C59-62	4	CAPACITOR .1 UF 50V MONO AXIAL	83741Ø4
J2	1	CONNECTOR 50-PIN RGHT.ANG. LATCH	8519147
R1-3	3	RESISTOR 51 OHM 1/4WATT 5%	82Ø7Ø51
R4	1	RESISTOR 4.7K OHM 1/4WATT 5%	Ø2Ø7247
R5	1	RESISTOR 1K OHM 1/4WATT 5%	82Ø721Ø
R6	1	RESISTOR 4.7K OHM 1/4WATT 5%	82Ø7247
R7	1	RESISTOR 4.7K OHM 1/4WATT 5%	82Ø7247
R8	1	RESISTOR 100 OHM 1/4WATT 5%	82Ø711Ø
R9-13	5	RESISTOR 4.7K OHM 1/4WATT 5%	82Ø7247
RP1	1	RESISTOR PAK 39 OHM DIP	829ØØØ2
U1-8	8	SOCKET 16-PIN	85Ø9ØØ3
U13	1	SOCKET 20-PIN	85Ø9ØØ9
U2Ø	1	SOCKET 16-PIN	85Ø9ØØ3
U22	ļ	SOCKET 28-PIN	85Ø9ØØ7
U26	1	SOCKET 16-PIN	85Ø9ØØ3
U4Ø	1	SOCKET 2Ø-PIN	85Ø9ØØ9

# - TRS-80 <sup>®</sup> —

BILL OF MATERIAL
5 1/4" HARD DISK INTERFACE PC BOARD ASSY.(8898417)
REV. Ø8/27/82
PAGE 2 OF 2

SYMBOL	QTY	DESCRIPTION	PART NO.
U1-8	8	IC MK4116 RAM	8Ø41Ø16
U9	1	IC 74SØ4 HEX INVERTER	9Ø1ØØØ4
UlØ	1	IC 74LSØØ QUAD 2-IN NAND	9020000
Ull	1	IC DDU-200 DELAY 200 NS	8429ØØ4
U12	1	IC 74LS24Ø OCTAL BUFFER	9020240
Ul3	1	IC 8304 8 BIT BUS DRIVER	8Ø6Ø3Ø4
Ul4	1	IC 74LS244 OCTAL BUFFER	9020244
U15	1	IC 74LS244 OCTAL BUFFER	9020244
Ul6	1	IC 74S74 DUAL FLIP-FLOP	9010074
Ul7	1	IC 74S11 TRIPLE 3-IN AND	9010011
Ul8	1	IC 74SØ4 HEX INVERTER	9Ø1ØØØ4
U19	1	IC 74SØØ QUAD 2-IN NAND	9Ø1ØØØ
U2Ø	1	IC 8T26 4 BIT BUS DRIVER	9ø6øø26
U21	1	IC 74157 QUAD	9ØØØ157
U22	1	IC Z8Ø CTC	8Ø47882
U23	1	IC 74S32 QUAD 2-IN OR	9Ø1ØØ32
U25	1	IC 74SØ2 QUAD 2-IN NOR	9Ø1ØØØ2
U26	1	IC 8T26 4 BIT BUS DRIVER	9ø6øø26
U27	1	IC 74157 QUAD	9ØØØ157
U28	1	IC 74S138 DECODER	9Ø1Ø138
U29	1	IC 74SØ4 HEX INVERTER	9Ø1ØØØ4
U3Ø	1	IC 74S139 DECODER	9Ø1Ø139
U31	1	IC 74SØ4 HEX INVERTER	9Ø1ØØØ4
U32	1	IC 74LS14 HEX INVERTER	9020014
U33	1	IC 74LS174 HEX FLIP-FLOP	9Ø2Ø174
U34	ļ	IC 74LS138 DECODER	9020138
บ35 บ36	1	IC 74LS273 FLIP-FLOP	9020273
U36 U37	1	IC 74SØ8 QUAD 2-IN AND	9010008
U38	1	IC 74LS133 13-IN NAND	9020133
U39	1	IC 74S64 AND-OR-INVERT	9010064
U4Ø	1	IC 7438 QUAD 2-IN NAND	9øøøø38
U41-43	3	IC 83Ø3 8 BIT BUS DRIVER IC 74LS24Ø OCTAL BUFFER	8Ø6Ø3Ø3
VR1	3 1	REGULATOR 79LØ5 -5V	9020240
A T./	7	AC- CATE! YOTHUDAIN	8Ø519Ø5

PARTS LIST - 15 Meg Hard Disk Drive Assembly 26-4155

Item	Sym	Description	Part Number
1	1	Case, Bottom	878927Ø
2	2	Mount, Disk Drive	8729179
3	1	Chassis Bracket, PS Mounting	872918Ø
4	4	Foot	859Ø123
5	1	Power Supply Assy. 65 W	879ØØ49
6	1	Harness Assembly, AC	87Ø9332
7	1	Fan Assembly	879Ø4Ø1
8	· 1	PCB Assembly, Controller	88966ØØ
9	1	Cable Assy., Internal Control	87Ø933Ø
1Ø	1	Cable Assy., To External Drives	87Ø94Ø1
11	1	Drive Assembly, 15 Meg HD	879Ø2Ø5
12	4	Grommet, Rubber	859Ø127
13	1	Switch, Keylock	8489Ø47
14	1	Switch, Pushbutton ON/OFF	8489Ø48
15	1	Indicator Light	8469ØØ9
16	1	Cable Assy., Internal Data	87Ø9324
17	1	Cable Assy, Ext. Control (not	•
		shown)	87Ø9329
18	1	Cover, Top	8729269
19	1	Bezel, Front	87193Ø9
2Ø	2	Clip, Grounding	8559ø4ø
21	3	Plate, Cover	8729274
22	ì	Logo, Strip	8719358
23	ī	Fan Guard/Filter	8719298
24	ī	Bezel, Switch	871923Ø
25	ī	Power Cord, AC	87Ø9Ø57
26	ī	PCB Assy., Interface (not	-
_		shown)	8898417
27	1	Cable Assy., Internal Computer	
	-	(not shown, not applicable to	
		Models 12, 16B)	
28	1	Plate, Connector Mounting (not	
		shown, not applicable to Models	
		12, 16B)	
29	1	Insulator, Mylar	44.44.44.44.44.44.44.44.44.44.44.44.44.
3ø	i	Harness Assembly, DC	87Ø9334
31	i	Washer, Plastic	8589Ø72
32	ĺ	Harness Assy., Write Protect	87Ø9347
33	ì	Cover Plate, Access	8729272
34	. 1	Terminal Strip (on AC harness)	01414
35-49		Not Used	


### TRS-80 ®

PART LIST - 15 Meg Hard Disk Drive Assembly 26-4155

	Sym	Description	Part Number
5Ø	4	Screw, #6-32 x 2-1/4" F.H.	8569161
51	4	Nut, #6-32 Hex	8579004
52	4	Screw, $\#6-32 \times 3/16$ " Shoulder	8569171
53	4		856916Ø
54	4	Washer, #1Ø Flat	8589Ø74
55	4 3 2	Screw, $\#100 \times 1/2$ " Sheet Metal	8569Ø62
56	3	Screw, $\#6 \times 3/8"$ Blk. Ox. PPH	8569Ø26
57		Screw, $\#10 \times 1/4$ " Sheet Metal	8569153
58	7	Screw, #6 x $1/4$ " SEMS PPH	856916Ø
59	8	Screw, $#4 \times 1/4$ " PPH Sht. Met.	856912Ø
6Ø	11	Lockwasher, #6 Internal Lock	·
		(3 not shown, mount on item 56)	
61	2	Screw, $#4-4\emptyset \times 1/2"$ PPH	8569Ø33
62	2	Nut, $#4-4\emptyset$ Hex Locking (not	
		shown, mounts on 61)	8579ØØ3
63	2	Screw, $\#6 \times 5/16"$ PPH Plast.	85691Ø7
64	5	Screw, $\#8-34 \times 3/8$ " Plastite	85691Ø7
65	1	Nut, 36-32 w/Lockwasher	8579ØØ4
66	4	Screw, $\#6-32 \times 1/4$ " PPH	856916Ø
67	4	Screw, $#4-40 \times 3/4$ " PPH Zinc	·
		(not shown, mounts into back pl	ate
		of item 1)	8569Ø59
68	4	Washer, #4 Star Ext Tooth (not	
		shown, mounts on item 67)	
69	4	Nut, #4-40 Lock (not shown, mou	nts
		on item 68)	8579ØØ3
7Ø	5	Washer, #8 Ext. Star (not shown	,
		mounts under item 18)	

TRS-80 ®

Exploded View, 12/15 Meg Hard Disk Assembly



Radio Shaek®

PARTS LIST

Power Supply Assembly 8790049, 65W

		Description	Part Number		
	1		87Ø9365		
1	Jl		8519214		
	BRl	Bridge, 2A, 6ØØPIV	816Ø4Ø2		
	Cl	$10\mu F$ , 35V, elect., radial	83261Ø3		
	C2	4.7µF, 5ØV, elect., radial	8325474		
	C3	Ø.Ø47μF, 50/63V stacked metal	8393474		
	C4	$\emptyset.47\mu\text{F}$ , $5\emptyset/63\text{V}$ stacked metal	8394474		
	C5		8393684		
	C6	$l\mu F$ , 50, elect., radial	8325Ø14		
	C7	Ø.ØØlµF, 63V poly	83921Ø4		
	C8	47μF, 25V, elect., radial	8326472		
	C9	$l\mu F$ , $50V$ , elect., radial	8325Ø14		
	ClØ	2200μF, 10V, elect., radial	8328224		
	Cll	2200μF, l0V, elect., radial	8328224		
	C12	2200μF, 6.3V, elect., radial	832822Ø		
	C13	$\emptyset.\emptyset1\mu$ F, $5\emptyset/63$ V stacked metal	83931Ø4		
	Cl4	100μF, 35V, elect., radial	83271Ø3		
	C15	1000pF, 100V, ceramic disc	83Ø21Ø6		
	Cl6	2200μF, 16V, elect., radial	8328221		
	C17		83Ø41Ø4		
	C18		8328331		
	C19	lØØμF, 35V, elect., radial	83271Ø3		
	C2Ø	lØØμF, 25V, elect., radial	83271Ø2		
	C21	$.047\mu$ F, $50/63$ V stacked metal	8393474		
	C22	$.01\mu$ F, $50/63$ V stacked metal	83931Ø4		
	C23	470μF, 16V, elect., radial	8327461		
	C24	Ø.luF, 250VDC metal poly	83941Ø6		
	C25	$\emptyset.l\mu F$ , 25 $\emptyset$ VDC metal poly 22 $\emptyset\emptyset\mu F$ , 16 $V$ , elect., radial	8328221		
C	C26	220μF, 200V, elect., radial	8327226		
	C27	Not Used	-		
	C28	4700 pF, 125 VAC, ceramic disc	83Ø3475		
	C29	220μF, 200V, elect., radial	8327226		
	C3Ø	4700pF, 125VAC, ceramic disc	83Ø3475		
	C31	4700pF, 125VAC, ceramic disc	83Ø3475		
	C32	.22uF, 125VAC, ceramic disc	8393432		
	C33	.22μF, 125VAC, ceramic disc .ØlμF, 25ØVAC, metal paper	83931Ø6		
	C34	Not Used	0000100		
	C35	Not Used			
	C36	.001µF, 50/63V stacked metal	8392Ø14		
	C37	.ØØ1µF, 63ØV, poly	8392Ø17		
	C38	.β22μF, 63V, poly	8393422		
		eventt ooal borl	0000444		

PARTS LIST

Power Supply Assembly 8790049, 65W

Item	Sym	Description	Part Number
=======================================		.Ø22μF, 63V, poly	8393422
	CR1 CR2	Diode, lN4148, switching Diode, lN4002, lA/50PIV	815Ø148 815ØØØ2
	CR3 CR4 CR5 CR6 CR7 CR8 CR9	Diode, 1N4934, 1A/1ØØPIV Diode, MBR1Ø35, 8/1ØA, 35V, TO-22Ø Diode, MUR81Ø, 8A/1ØØPIV, TO-22Ø	
		Diode, $1N4002$ , $1A/50$ PIV Diode, $1N4002$ , $1A/50$ PIV	815ØØØ2 815ØØØ2
	Fl	3 amp, AGC	84791Ø4
	L1 L2 L3	Inductor, 5. Øμh, 1ØA Inductor, 3Øμh, 5A Not Used	8419ØØ6 8419ØØ8
	L4 L5	Inductor, 3Øμh, 5A Inductor, 1ØØμh, 3A	8419ØØ8 8419ØØ9
	Q1 Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9	Transistor, MPSU51A, PNP, TO-202 Transistor, MPSA55, PNP, TO-92 Transistor, MPSU01A, NPN, TO-202 Transistor, MPSU01A, PNP, TO-202 Transistor, MPSU01A, NPN, TO-202 SCR, 8A/50PIV, TO-220 Transistor, MJE13006, NPN, 8A, 400V Transistor, MPSA55, PNP, TO-92 Transistor, MPSA05, NPN, TO-92	8100055
	Ul	IC, MC34060 Switching Regulator or IC, μA/TL494 Switching Regulator	8Ø6ØØ6Ø 8Ø6Ø494 817ØØ35
	U2 U3	IC, Opto-isolator, $4N35$ IC, $\mu A/TL431$ , Positive Shunt Reg.	8179935 8Ø6Ø428
	R1 R2 R3 R4 R5	Resistor, 1K, 1/4W, 5% Resistor, 68 ohm, 1/4W, 5% Resistor, 28K, 1/4W, 1% Resistor, 39K, 1/4W, 5% Resistor, 15K, 1/4W, 5%	82Ø721Ø 82Ø7Ø68 82ØØ328 82Ø7339 82Ø7315

PARTS LIST

Power Supply Assembly 8790049, 65W

Item	Sym	Description	Part Number
	R6	Resistor, 4.7K, 1/4W, 5%	8207247
	R7	Resistor, 10K. 1/4W. 5%	82Ø731Ø
	R8	Resistor, $10K$ , $1/4W$ , $5%$ Resistor, $22K$ , $1/4W$ , $5%$	82Ø7322
	R9	Resistor, 4.7K, 1/4W 5%	82Ø7247
	R1Ø	Resistor, 4.7K, 1/4W, 5% Resistor, 4.7K, 1/4W, 5%	8207247
	Rll	Resistor, 100 ohm, 1/4W, 5%	82Ø711Ø
	R12	Not Used	029/119
	R13	Resistor, 18K. 1/4W, 5%	82Ø7318
	R14	Resistor, 330 ohm, 1/4W, 5%	82Ø7133
	R15	1K, 20%, linear Pot.	8279211
	R16	Resistor, 3.32K, 1/4W, 1%	82ØØ232
	R17	Resistor, 100 ohm, 1/4W, 5%	82Ø711Ø
	R18	Resistor, 10 ohm, 1/4W, 5%	
	R19	Resistor, 1 ohm, 1/4W, 5%	8207010
	R2Ø	Resistor, 10K, 1/4W, 5%	82Ø7ØØ1
	R21	Resistor, 150 ohm, 1/4W, 5%	8207310
	R22		82Ø7115
	R23	Resistor, 330 ohm, 1/4W, 5%	8207133
	R24	Resistor, 27 ohm, 2W, 10%	8248127
	R25	Resistor, 22 ohm, 1/2W, 5%	8217Ø22
	R26	Resistor, 22K, 1/4W, 5%	82Ø7322
	R27	Resistor, 56K, lW, 5%	8247356
		Resistor, 390K, 1/4W, 5%	82Ø7439
	R28	Resistor, 22 ohm, 1/4W, 5%	82Ø7Ø22
	R29	Resistor, 28K, 1/4W, 1%	82ØØ328
	R3Ø	Resistor, 6.65K, 1/4W, 1%	82ØØ266
	R31	Not Used	
	R32	Resistor, 1K, 1/4W, 5%	82Ø721Ø
	R33	Resistor, 100 ohm, 1/4W, 5%	82Ø711Ø
	R34	Resistor, 1K, 1/4W, 5%	82Ø721Ø
	R35	Resistor, 68 ohm, 1/4W, 5%	82Ø7Ø68
	R36	Resistor, $100$ , $1/4$ W, $5$ %	82Ø711Ø
	R37	Resistor, Ø.22 ohm, 2W, 10%	8248Ø22
	R38	Thermistor 10 ohm 25c	8298Ø1Ø
	R39	Resistor, 56K, 1W, 5%	8248356
	R4Ø	Resistor, 82 ohm, 5W, 5%	8248Ø82
	R41	Resistor, 56K, 1/4W, 5%	82Ø7356
	R42	Resistor, 4.7K, 1/4W, 5%	82Ø7247
	Tl	Transformer, Power, 65W flyback	879ØØ63
	Т2	Line Choke, 5.5mH/side, 2A	879ØØ45
	VR2	Zener, 1N5232B, 5.6V	815Ø232
	VRl	Zener, 1N5256B, 3ØV	815Ø256
	VR3	Voltage Regulator 79Ml2 -12V	8Ø51912
		R	- L - L - L - L - L - L - L - L - L - L

# — TRS-80 ® Service Manual


### MISCELLANEOUS HARDWARE


2	Clip, Fuse, PC Mount 1/4" Fuse (F1)	8559Ø42
1	Connector, 2 Pin, Vert. (J1)	
1		8519153
1		8519154
1	Bracket, Heatsink, TO-220 (CR5,6,8)	8729167
1	Heatsink, Transistor, TO-220 (Q7)	
4	Insulator, TO-220, Mica (Q7,CR5,6,8)	8539ØØ3
4	Nut, KEPS, #4-4Ø (Q7,CR5,6,8)	8579ØØ3
4	Screw, $\#4-40 \times 3/8 \%$ (Q7, CR5,6,8)	8569ØØ2
4	Washer, Shoulder (Q7, CR5,6,8)	8589Ø26
4	Wire, Jumper 20 Ga. (W1,2,5,6) .5"	
1	Wire, Jumper 20 Ga. (W7)	
1	Wire, Jumper 20 Ga. (W4)	
1	Wire, Stranded 600V (W3)	8433ØØ6





- TRS-80 ®


### 13/ Schematics































### WAVEFORMS

See schematic notations.


 $\rightarrow$  = 0 reference




50 mv/d vert. 5  $\mu$ /d horiz. AC




50 v/d vert. 5  $\mu$ /d horiz. DC




l v/d vert. 5  $\mu$ /d horiz. DC




l v/d vert. 5 μs/d horiz. DC



l v/d vert. 5 μs/d horiz. DC




5 v/d vert. 5 μs/d horiz. DC




0.2 v/div vert. 5 µs/d horiz. DC

# — TRS-80 <sup>®</sup>



# — TRS-80 <sup>®</sup> -



----- Radıo ∫haek<sup>®</sup> ------

### · TRS-80 <sup>®</sup>

### 14/ Appendices:

The following documents are applicable to the 12/15 Meg Hard Disk Service Manual:

Tandon Corporation OEM Operating and Service Manual Publication No. 179045-001A (T5003 A 2-83)

Tandon Corporation OEM Operating and Service Manual Publication No. 187275-004 (Rev C)

Tandy Corporation Service Manual
65 Watt Switching Power Supply #8790049
Publication No. MS2601130J-183

12/	15	Mea	Hard	Disk
,				

Service Manual

----- TRS-80 <sup>®</sup> -----

— Radio ∫haek® ————

12/15 Meg Hard Dis	15 Meg F	ard Disk	•
--------------------	----------	----------	---

Service Manual

TRS-80 <sup>®</sup> -

15/ Supplement

This supplement to the Hard Disk Drive Service Manual was reproduced by permission of:

Tandon 20320 Prairie Street Chatworth, CA 91311



TANDON OEM OPERATING AND SERVICE MANUAL MODEL NUMBERS TM602S, TM603S, AND TM603SE

5.25" RIGID DISK DRIVES

SEPTEMBER 20, 1982

# PRELIMINARY

TANDON CORPORATION 20320 PRAIRIE STREET CHATSWORTH, CA 91311

TEL. NO:: (213) 993-6644 TWX NO:: 910-494-1721 TELEX NO:: 194794 TANDON INTERNATIONAL GMBH AM SUEDPARK 7A D-6092 KELSTERBACH, WEST GERMANY

TEL. NO.: Ø6 11/49 61Ø7 2Ø91 TELEX NO.: 411547 P/N 187275-ØØ4 Rev. C

## CONTENTS

	Page Number
IGENERAL INFORMATION	
Scope Introduction Disk Drive Performance Characteristics . Disk Drive Model Specifications Physical Dimensions	1-1 1-1 1-1
IIINSPECTION, INSTALLATION, AND INTERFA	ACES
Introduction	2-1 2-3 2-3
IIITHEORY OF OPERATION	
Reduced Write Current Write Gate Head Select Step Interface Direction In Drive Select Output Control Lines Drive Selected Seek Complete Track 000 Fault Line Ready Index Data Transfer Lines MFM Write Data	3-1 3-2 3-2 3-3 3-3 3-3 3-4 3-5 3-5 3-5 3-6 3-6 3-6 3-7
	Scope Introduction Disk Drive Performance Characteristics Disk Drive Model Specifications Physical Dimensions  IIINSPECTION, INSTALLATION, AND INTERFA  Introduction Unpacking and Inspection Mounting Characteristics Power Cabling Standard Interface  IIITHEORY OF OPERATION  Introduction Input Control Lines Reduced Write Current Write Gate Head Select Step Interface Direction In Drive Select Output Control Lines Drive Selected Seek Complete Track ØØØ Fault Line Ready Index Data Transfer Lines MFM Write Data

## LIST OF ILLUSTRATIONS

# **FIGURES**

Figure Number	<u>Title</u>	Page Number
1	Typical Starting Current at Nominal	
2	Voltage Disk Drive Physical Dimensions	
3	Locations of Interface Connectors	2-2
4	J3 Connector	2-3
5	Jl Connector Dimensions	2-4
6	J2 Connector Dimensions	2-4
7	Control Signal Driver/Receiver	
•	Circuit Combination	3-1
8	Step Mode Timing Diagram	3-4
9	Data Line Driver/Receiver Circuit	

# TABLES

Table <u>Number</u>	<u>Title</u>	Page Number
•		
1	Disk Drive Performance Characteristics .	• 1-2
2	Disk Drive Model Specifications	
3	Standard Interface	. 2-7
4	Head Select	. 3-3

# **APPENDIX**

Appendix <u>Number</u>	<u>Title</u>	Page Number
A	Customer Information Bulletins	
В	Schematics	B-1



#### SECTION I--GENERAL INFORMATION

### 1.1 SCOPE

This manual contains information useful in the installation and operation of Tandon Corporation's TM600 family of 5.25" rigid disk drives. This manual also contains interface requirements and descriptions of signals. TM600 refers to Model Numbers TM602S, TM603S, and TM603SE, as appropriate.

## 1.2 INTRODUCTION

The TM600 family of 5.25" rigid disk drives are low-cost, random access memories that use moving head, noncontact recording techniques. There are both two- and three-platter models, which use standard Winchester technology and 130 millimeter rigid media.

This drive consists of storage media that is contained within the drive in a fixed (nonoperator removable) configuration, read/write and control electronics, the drive mechanism, a read/write head, a precision split band positioning device, and an air filtration system.

Interface flexibility is provided by using an industry standard interface on the drive. The "S" version is compatible with larger capacity disk drives. Compatible is defined as using the same pin assignment where the signal and the function are common.

#### 1.3 DISK DRIVE PERFORMANCE CHARACTERISTICS

The information contained in Table 1 pertains to all models of the Tandon TM600 family of disk drives.

#### 1.4 DISK DRIVE MODEL SPECIFICATIONS

Table 2 contains a list of the drive models available and the number of platters each one has.

Table 1
Disk Drive Performance Characteristics

Model	TM602S	TM603S	TM603SE
Disks/Platters Heads/Recording	2	3	3
Surfaces	4	6	6
Cylinders	153	153	23Ø ercent
Recording Capacity Unformatted:	7,		
Per Drive	6.38 MBytes	9.57 MBytes	14.35 MBytes
Per Surface	1.59 MBytes	1.59 MBytes	2.39 MBytes
Recording		5 Mbits per	second
Density (BPI)		7690	9625
Tracks	612	918	1380
Average Latency.  Mechanical Dimensi Height Width	ramped seek me ons	ramped seek15 millisecond8.34 millisecond 3.25 inch	ds
Error Rates Soft Read Hard Read	• • • • • • • • • • • • • • • • • • • •	lXl0 <sup>l0</sup> bits	
+5V D. C. +/-	with no more than	cal, 5 amps maximu n 5 millivolts PAR al with no more th	D* (see Figure 1).
nvironmental Ambient Temperature: Relative Humidity	Operating: Nonoperating: 7: 8% to 80% Temperature: 2	16°C to 46°C (50°C)	F to 115 <sup>o</sup> F) -40 <sup>o</sup> F to 140 <sup>o</sup> F)

<sup>\*</sup>Periodic and Random Deviation.

Specifications Subject To Change Without Notice.




Figure 1
Typical Starting Currents At Nominal Voltage

Table 2

Disk Drive Model Specifications

Model Number	Number of Platters	Kind of Interface
TM602-S	2	Standard
TM603-SE	3	Standard/Extended Version
TM603-S	3	Standard

# 1.5 PHYSICAL DIMENSIONS

The major physical dimensions of the TM600 family of drives are contained in Figure 2. These dimensions are given in English and in metric units.




Figure 2
Disk Drive Physical Dimensions



# 2.1 INTRODUCTION

This section contains information pertinent to the inspection, installation, and interfaces of the Tandon TM600 family of rigid disk drives.

The electrical interface between the drive and the host system is via four connectors. Jl provides control signals for the drive. J2 provides for the radial connection of read/write data signals. J3 provides for D. C. power. J4 provides for frame ground. Figure 3 contains the locations of the interface connectors.


# 2.2 UNPACKING AND INSPECTION

The drive is shipped in a protective container which, when bulk packaged, minimizes the possibility of damage during shipment. The following procedure is the recommended method of uncrating the drive.

- 1. Place the shipping container on a flat work surface.
- 2. Remove the upper half of the inner container.
- 3. Remove the drive from the lower half of the inner container.
- 4. Check the model number and top assembly description against the packing slip.
- 5. Visually examine the contents of the shipping container for possible damage.
- 6. Notify the carrier immediately if any damage is found.
- 7. The inside chamber of the drive is a sealed compartment that must not be opened.

## NOTE

REMOVAL OF THE COVER OF THE DRIVE INVALIDATES THE WARRANTY.






Figure 3

Locations of Interface Connectors

Before applying power to the disk drive, the following inspection procedure should be performed:


- 1. Check to ensure that the circuit boards are secure.
- 2. Check to ensure that the connectors are firmly seated.
- 3. Notify the carrier immediately if you find any damage.

# 2.3 MOUNTING CHARACTERISTICS

The mounting characteristics of the TM600 family of disk drives are contained in Figure 2. There are four 6-32, tapped mounting holes on the bottom of the disk drive, and two on each side of it.

## 2.4 POWER CABLING

The D.C. power connector, J3, is a four-pin AMP Mate-N-Lok device, P/N 350211-1, which is mounted on the solder side of the circuit board. The recommended mating connector, P3, is AMP P/N 1-480424-0, using AMP pins P/N 60617-4. J3 pins are labeled on the J3 connector. Figure 4 contains an illustration of the J3 connector.



### Figure 4

#### J3 Connector

The frame ground connector, J4 is the Faston AMP P/N 61761-2. The recommended mating connector is AMP P/N 62187-1.

## 2.5 STANDARD INTERFACE

The standard or "S" model interface is contained in Table 2-1. Connection to Jl is via a 34-pin circuit board edge connector. The dimensions of the Jl connector are found in Figure 5. The pins are numbered 1 through 34. The even numbered pins are located on the component side of the circuit board. Pin 2 located on the end of the circuit board connentor closest to the D. C. power connector J3/P3, and it is labeled. A key slot is located between Pins 4 and 6.




Figure 5
Jl Connector Dimensions




Figure 6

J2 Connector Dimensions

The recommended mating connector for Pl is a 3M ribbon connector, P/N 3463-0001, without ears.

Connection to J2 is via a 20-pin circuit board edge connector. The dimensions of the J2 connector are found in Figure 6. The pins are numbered 1 through 20. The even numbered pins are located on the component side of the circuit board. The recommended mating connector for P2 is a 3M ribbon connector, P/N 3461-0001, without ears. A key slot is located between Pins 4 and 6.

Table 3 Standard Interface

	Inter		Cia	1	
Connector		umber l (Gnd)	Signa:	I/O	Signal Name
COMPCCEOL	Signa	r (GHu)	Type	1/0	Signal Name
Pl	2	(1)	S	I	Reduce Write I
^	4	(3)	s	-	Head Select 2 <sup>2</sup>
	6	(5)	S	I	Write Gate
	8	(7)	S	0	Seek Complete
	10	(9)	S	0	Track 000
34-Pin	12	(11)	S	0	Fault _
Ribbon	14	(13)	S	I	Head Select 2 <sup>Ø</sup>
Daisy	16	(15)		-	Reserved (To J2-7)
Chain	18	(17)	s	I	Head Select 21
1	2Ø	(19)	S	0	Index
	22	(21)	S	0	Ready
	24	(23)	S	I	Step
	26	(25)	s	I	Drive Select Ø
	28	(27)	s	I	Drive Select l
	3Ø	(29)	S	I	Drive Select 2
, J	32	(31)	S	I	Drive Select 3
ď1	34	(33)	S	I	Direction In
?2	1	(2)	s	0	Drive Selected
不	3	(4)	S	_	Reserved (+5 V)
	5	(6)	S	I	Reset
	7	(8)	_		Reserved (To J1-16
20−Pin	9	(ìø)			Spare
Ribbon	11	(12)	_	_	Ground
Daisy	13	(,	D	I	+ Write Data
Chain	14		D	Ī	- Write Data
or	15	(16)	-	_	Ground
Radial	17	(,	D	0	+ Read Data
	18		D	Ö	- Read Data
2	19	(20)	-	_	Ground
23	1			_	+12 V D. C. In
Fin Power	2			***	12 V Return
adial	3			***	5 V Return
3	4				+5 V D. C. In

Notes:

- S Single ended
   D Differential
   I Drive input
   Ø Drive output

# SECTION III -- THEORY OF OPERATION

## 3.1 INTRODUCTION

There are three kinds of interface signals:

- 1. Input Control Lines
- 2. Output Control Lines
- 3. Data Transfer Lines

Signals on the Input Control lines are standard TTL levels. They have the following electrical specifications:

True: Ø.Ø volt D. C. to Ø.4 volt D. C. @ I = 40 mA maximum

False: 2.5 volt D. C. to 5.25 volt D. C. @ I =  $\emptyset$  mA open

See Figure 7 for the recommended circuit.




Figure 7

Control Signal Driver/Receiver Circuit Combination

## 3.2 INPUT CONTROL LINES

There are two kinds of Input Control lines, those that are multiplexed in a multiple drive system and those that do the multiplexing.

The Input Control lines that are multiplexed include:

- 1. Reduced Write Current
- 2. Write Gate
- 3. Head Select
- 4. Step Interface
- 5. Direction In

The Input Control lines that do the multiplexing are:

- 1. Drive Select Ø
- 2. Drive Select 1
- 3. Drive Select 2
- 4. Drive Select 3

# 3.2.1 Reduced Write Current

When this Input Control line is activated low (true) in conjunction with the write gate, a lower value of write current is selected for writing on the disk. When the signal is set high (false), the higher value write current is selected. When writing on Tracks 0 through 127, it is recommended that this line be set false. For Tracks 128 and greater, the Reduced Write Current line should be set true.

A 220/230 ohm resistor pack allows the line to be terminated.

# 3.2.2 Write Gate

The Write Gate signal enables data to be written on the disk when it is activated or when the logical zero (true) level is reached. The ready line must be valid before write gate is activated. If a disk drive fault occurs, further writing on the disk is prohibited. In addition, the Seek Complete line should go true before you begin to write any information on the disk.

The inactive or logical high (false) level on the Write Gate line enables the step pulses to step the head arm actuator.

## 3.2.3 Head Select

There are three Head Select lines. They are used to select each read/write head--0, 1, or 2--in a binary coded sequence.

Head Select signals are logic low (true) levels. They must be activated in conjunction with the Drive Select lines. The heads are numbered Ø through 5. Head Select Ø is the least significant line. Table 3-1 contains information about the Head Select line sequence, disk drive model number, and numbers that may be selected.

Table 3-1
Head Select

Head :	Select Lin	e Sequence	Model Number
22	21	2 <sup>Ø</sup>	TM602 TM603 Head Number Selected
1	1	1	ø ø
ī	1	Ø	1 1
1	Ø	1	2 2
1	Ø	Ø	3 3
Ø	1	1	4
Ø	1	Ø	5

Legend:

1 = Logical High (False)

 $\emptyset = Logical Low (True)$ 

A 220/330 ohm resistor pack allows the line to be terminated.

## 3.2.4 Step Interface

When the Step Interface line is activated in conjunction with the Direction In line, the read/write heads move in the direction defined by the Direction In line. The motion is initiated by a logical zero to a logical one transition or by the trailing edge of the step pulse. Any change in the Direction In line must be made one hundred nanoseconds before the leading edge of the step pulse. The quiescent state of this line should be held logically high (false).

The heads move at the rate of the incoming step pulses. Figure 8 contains the sequence and the requirements for step timing.




Figure 8

Step Mode Timing Diagram

## 3.2.5 Direction In

The Direction In line determines the motion of the read/write heads when a step pulse is issued. The motion is toward the center of the disk if the Direction In line is in the true (low) state when a step pulse occurs. The direction of the motion is away from the center of the disk if the Direction In line is in the false (high) state when a step pulse occurs.

A 220/330 ohm resistor pack allows the line to be terminated.

# 3.2.6 Drive Select

Drive Select lines Ø through 3 provide a means of selecting and deselecting a drive. These four lines select one of four drives that are daisy chained to the controller.

The drive address is determined by a select shunt on the Signal circuit board. Drive Select lines Ø through 3 provide a means of daisy changing a maximum of four drives to a controller.

When logically high (false), the output drivers are open circuits or logically high (false), and the drive receivers do not acknowledge signals presented to them. A Drive Select line must remain stable in the true (low) state until a Step or Read/Write command is executed.

Only one line can be true (low) at a time. An undefined operation might result if two or more units are assigned the same address or if two or more Drive Select lines are in the true (low) state simultaneously.

## 3.3 OUTPUT CONTROL LINES

The Output Control lines are enabled by their respective Drive Select line. They send status information to the controller, such as: drive selected, seek complete, Track000 fault, and line ready. In addition, the Index line is provided as an output to the controller for timing information.

The Output Control lines use an open collector gate that is capable of sinking a maximum of forty milliamperes in a logical low (true) level, with a maximum voltage of 0.4 volt measured at the driver. When the gate is off or logically high (false), the collector cutoff is a maximum of 250 u amps. See Figure 8 for the recommended circuit.

## 3.3.1 Drive Selected

When the Drive Selected lines coincide with the selected jumper on the shunt pack, the Select Status line goes logically low (true). This line informs the host system of the selection status of the drive.

## NOTE

ONLY ONE DRIVE MAY BE SELECTED AT A TIME.

## 3.3.2 Seek Complete

The Seek Complete line indicates that the read/write heads have settled on the selected track at the end of a seek sequence. This status line is set logically zero (true) at the end of a normal seek. It is set logically high (false) in two cases:

- A recalibration sequence is initiated by drive logic at power on because the heads are not over Track ØØØ.
- Five hundred nanoseconds, typical, after the leading edge of a step pulse or of a series of step pulses.

#### 3.3.3 Track 000

The Track 000 line indicates to the host system that the read/write heads are positioned on Track 000. The Track 000 line goes logically low (true) only when the heads are positioned on Track 000. It remains low until the heads are moved away from Track 000, the outermost data track.

## 3.3.4 Fault

The Fault line indicates to the host system that a condition exists on the disk drive that is going to cause improper writing on the disk. When this line is logically low (true), Write Data is inhibited and further writing on the disk is pro-hibited until the condition is corrected. The condition under which the Fault line goes true is that D.C. voltages are grossly out of tolerance.

## 3.3.5 Line Ready

In conjunction with the Seek Complete line, the Line Ready line indicates to the host system that the disk drive can read, write or seek, and that all I/O signals are valid. The Line Ready line goes logically low (true) approximately 15 seconds after power on. The Line Ready line goes logically high (false) if the drive is not selected or if the speed of the motor is too slow. When this line is false, all writing and seeking is inhibited.

# 3.3.6 Index

An index pulse is provided once every revolution (16.67 ms nominal) to indicate the beginning of a track to the controller. The transition from logically high (false) to logically low (true) is the only valid transition. The leading edge of the pulse must be used to ensure accurate timing.

## 3.4 DATA TRANSFER LINES

The Data Transfer lines transfer information between the host system and the disk drive when the drive is selected. These lines are differential in nature. They may be multiplexed when using Drive Select.

The MFM Write Data pair of lines and the MFM Read Data pair of lines are provided for the transfer of data. Figure 9 contains a typical driver/receiver circuit combination used for data transfer signals.

## 3.4.1 MFM Write Data

The MFM Write Data lines are the differential pair that provide the data to be stored on the track. A flux reversal on the track to be written is caused when the plus (+) MFM




Figure 9

Data Line Driver/Receiver Circuit

Write Data line goes more positive than the minus (-) MFM Write Data line, provided that the Write Data line is logically low (true). When the disk drive is in a Read mode, the host system must ensure that the MFM write data signals are in the inactive state. The inactive state can be attained by making the plus MFM Write Data line more negative than the minus MFM Write Data line.

## 3.4.2 MFM Read Data

These lines are a differential pair that recover the data previously written on a track. A flux reversal on the track to be read is caused when the plus MFM Read Data line goes more positive than the minus MFM Read Data line. Subsequently, the differential pair signal is transmitted to the host system via the MFM Read Data lines.



APPENDIX A

CUSTOMER INFORMATION BULLETINS



#### CUSTOMER INFORMATION BULLETIN

TM600 RIGID DISK DRIVE

RAMPED SEEK MODE

Tandon uses a Customer Information Bulletin to inform our customers of changes in and improvements to our products. The following information is an option on the Tandon TM600 family of rigid disk drives that may be of interest in your application.


Our current drives are designed to operate at a minimum time between steps of three (3) milliseconds. Given eighteen (18) milliseconds for last step and settling time, this step rate results in an average seek time of 170 milliseconds for the 153 cylinder drive.

Customer requirements may necessitate a reduction in average seek time. By using the ramped seek mode and giving correct step pulse timing, the present drive's average access time can be improved.


- A. In order to use a ramped seek, four major conditions must be met:
  - 1. The drive must have a Control and Data circuit board, P/N 187045-001.
  - 2. The Pins 8 and 9 programming shunt of the Control and Data circuit board must be closed (shorted).
  - 3. The viscous damper must be mounted to the stepper motor.
  - 4. The controller must issue step pulses in accordance with the algorithm below. Note that two pulses per track are required in ramped seek.
- B. The pulse timing for single-track to nine-track seek is:

Two pulses separated by 1.5 milliseconds for each track, i.e., a one-track seek is equal to two pulses, a nine-track seek is equal to fourteen pulses.

- C. Pulse timing for an 10 track seek or greater.
  - 1. Acceleration Phase:



- 2. Slew Phase: two pulses separated by .75 milliseconds for each track.
- 3. Deceleration Phase: last two tracks or seek.



If you have any questions or need additional information, please do not hesitate to contact me.

APPENDIX B

SCHEMATICS

#### NOTE

THE FOLLOWING VALUES WILL DIFFER DEPENDING ON WHICH UNIT, THE OXIDE MEDIA OR THE PLATED MEDIA, THE REPAIR TECHNICIAN IS SERVICING.

 $-\emptyset\emptyset1 = OXIDE MEDIA$  $-1\emptyset1 = PLATED MEDIA$ 

FOR THE  $-\emptyset\emptyset1$  OXIDE MEDIA R55 WILL BE A VALUE OF 620 OHMS. FOR THE  $-1\emptyset1$  PLATED MEDIS R55 WILL BE A VALUE OF 510 OHMS.

FOR THE  $-\emptyset\emptyset$ l OXIDE MEDIA R87 WILL BE A VALUE OF  $1\emptyset\emptyset$  OHMS. FOR THE  $-1\emptyset$ l PLATED MEDIA R87 WILL BE A VALUE OF  $18\emptyset$  OHMS.

FOR THE  $-\emptyset\emptyset1$  OXIDE MEDIA C54 WILL BE A VALUE OF 47 PFD. FOR THE  $-1\emptyset1$  PLATED MEDIA C54 WILL BE DELETED.

All TM500's have a top bill number on the back of the drive, which will identify type of drive. Also, the PCBA has a different part number.


187345-001 Oxide Media only. 187345-101 Hard Coat Platted only.


# TM502


Top Bill Number	PCBA Number
187500-225	187345-001
-220	u
-224	te
187500-520	187345-101
-525	**
-825	"


## TM503


Top Bill Number	PCBA Number
187500-321	187345-001
-322	н
-326	**
187500-921	187345-101
-926	"

























## CONTENTS

	Section Number	Title	Page Number
	SECTION 1	GENERAL DESCRIPTION	
	1.1	Introduction	
	1.2	Purpose Of The Drive	
	1.3	Major Features	
	1.5	Microprocessor Control.	
		Daisy Chain Capability	. 1-1
		Industry Standard Interface Compatibility	. 1-1
		Activity Indicator	
		Air Filtration	
	1.4	Functional Description	
	1.5	Physical Description	. 1-2
	1.5	Thysical Description	. 1-2
	SECTION 2	PRODUCT SPECIFICATIONS	
		Introduction	. 2-1
	2.1	Mechanical Specifications	. 2-1
	2.2	Electrical and Operational Specifications	. 2-1
~	2.3	Reliability Specifications	. 2-1
	2.4	Environmental Specifications	. 2-1
	SECTION 3	OPERATION	
		Introduction	. 3-1
	3.1	Unpacking The Drive	
	3.2	Preinstallation Checkout	. 3-1
	3.3	Mounting The Drive	
		Dust Cover	
		Free Air Flow	. 3-3
		Confined Environment	. 3-3
	3.4	Interface Connectors	. 3-3
		J1/P1 Connector	. 3-3
		J2/P2 Connector	. 3-3
		J3/P3 Connector	. 3-6
		Frame Ground Connector	. 3-6
	3.5	Interface Line Descriptions	
		Input Control Signals	
		Output Control Signals	3-12
		Data Transfer Signals	
	3.6	Drive Address and Option Selection	3-14
	3.7	Shipping Pack and Handling	. 3-14

Section Number	Title	Page Number
SECTION 4	TROUBLESHOOTING GUIDE AND REPLACEMENT PROCEDURE	
	REPLACEMENT PROCEDURE	
	Introduction	4-1
4.1	Troubleshooting Guide	4-1
	Test Equipment	
	Test Points	
4.2	Replacement Procedures	
	Control and Data Circuit Board Assembly	
	Front Panel L.E.D. Assembly	4-7
	Linear Brake Assembly	
	Index Assembly	4-8
	Front Panel	
	Spindle Control Circuit Board Assembly	4-10
	Frame Assembly	
	Track 0 Sensor Assembly	
Appendix A	Recommended Spares and Major Assemblies	A-1
Appendix B	Circuit Board Schematics and Assembly Drawings	R-1

### **ILLUSTRATIONS**

### **FIGURES**

1-1	Figure Number	Title	Page Number	
2-1       Disk Drive Outline Drawing.       2-2         2-2       Typical Starting Currents.       2-5         3-1       Four Pack Shipping Container       3-2         3-2       J1 Edge Connector Dimensions.       3-4         3-3       J2 Edge Connector Dimensions.       3-4         3-3       J2 Edge Connector Dimensions.       3-4         3-4       J3 Power Connector       3-4         3-5       Radial Configuration.       3-7         3-6       Daisy Chain Control Lines.       3-8         3-7       Control Signal/Driver Receiver       3-8         3-7       Control Signal/Driver Receiver       3-9         3-8       Step Mode Timing.       3-11         3-9       Buffered Seek Step Pulses.       3-11         3-10       Data Transfer Line Driver Receiver.       3-13         3-11       Recommended Shipping Pack Design,       Configuration 1.       3-16         3-12       Recommended Shipping Pack Design,       Configuration 2.       3-18         3-13       Recommended Shipping Pack Design,       Configuration 3.       3-19         3-14       Load Graph.       3-21         4-1       Test Point Locations.       4-2         4-2 <td< td=""><td>1-1</td><td>Disk Drive</td><td> 1-2</td></td<>	1-1	Disk Drive	1-2	
2-2       Typical Starting Currents.       2-5         3-1       Four Pack Shipping Container       3-2         3-2       J1 Edge Connector Dimensions.       3-4         3-3       J2 Edge Connector Dimensions.       3-4         3-4       J3 Power Connector.       3-4         3-5       Radial Configuration.       3-7         3-6       Daisy Chain Control Lines.       3-8         3-7       Control Signal/Driver Receiver         Circuit Combination.       3-9         3-8       Step Mode Timing.       3-11         3-9       Buffered Seek Step Pulses.       3-11         3-10       Data Transfer Line Driver Receiver.       3-13         3-11       Recommended Shipping Pack Design,       3-16         Configuration 1       3-16         3-12       Recommended Shipping Pack Design,       3-18         3-13       Recommended Shipping Pack Design,       3-18         3-14       Load Graph.       3-21         4-1       Test Point Locations.       4-2         4-2       Spindle Motor Circuit Board Waveforms.       4-5         4-3       Read Data Waveforms 15 TPR + and 14 TPR -       4-6         4-4       Index Sensor.       4-9	2-1			
3-1       Four Pack Shipping Container       3-2         3-2       J1 Edge Connector Dimensions       3-4         3-3       J2 Edge Connector       3-4         3-4       J3 Power Connector       3-4         3-5       Radial Configuration       3-7         3-6       Daisy Chain Control Lines       3-8         3-7       Control Signal/Driver Receiver       3-9         3-8       Step Mode Timing       3-11         3-9       Buffered Seek Step Pulses       3-11         3-10       Data Transfer Line Driver Receiver       3-13         3-11       Recommended Shipping Pack Design,       3-16         Configuration 1       3-16         3-12       Recommended Shipping Pack Design,       3-18         Configuration 2       3-18         3-13       Recommended Shipping Pack Design,       3-19         Configuration 3       3-19         3-14       Load Graph       3-21         4-1       Test Point Locations       4-2         4-2       Spindle Motor Circuit Board Waveforms       4-5         4-3       Read Data Waveforms 15 TPR + and 14 TPR       4-6         4-4       Index Sensor       4-9         4-5       Vo	2-2	Typical Starting Currents	2-5	
3-2     J1 Edge Connector Dimensions.     3-4       3-3     J2 Edge Connector Dimensions.     3-4       3-4     J3 Power Connector.     3-4       3-5     Radial Configuration.     3-7       3-6     Daisy Chain Control Lines.     3-8       3-7     Control Signal/Driver Receiver     3-8       Corror Circuit Combination.     3-9       3-8     Step Mode Timing.     3-11       3-9     Buffered Seek Step Pulses.     3-13       3-10     Data Transfer Line Driver Receiver.     3-13       3-11     Recommended Shipping Pack Design,     3-16       Configuration 1.     3-16       3-12     Recommended Shipping Pack Design,     3-18       Configuration 2.     3-18       3-13     Recommended Shipping Pack Design,     3-19       Configuration 3.     3-19       3-14     Load Graph.     3-21       4-1     Test Point Locations.     4-2       4-2     Spindle Motor Circuit Board Waveforms.     4-5       4-3     Read Data Waveforms 15 TPR + and 14 TPR -     4-6       4-4     Index Sensor.     4-9       4-5     Voltage Spikes.     4-11       4-6     Track 0 Adjustment.     4-12       TABLES       Table <td>3-1</td> <td>Four Pack Shipping Container</td> <td> 3-2</td>	3-1	Four Pack Shipping Container	3-2	
3-3     J2 Edge Connector Dimensions.     3-4       3-4     J3 Power Connector.     3-4       3-5     Radial Configuration.     3-7       3-6     Daisy Chain Control Lines.     3-8       3-7     Control Signal/Driver Receiver     3-8       Circuit Combination.     3-9       3-8     Step Mode Timing.     3-11       3-9     Buffered Seek Step Pulses.     3-11       3-10     Data Transfer Line Driver Receiver.     3-13       3-11     Recommended Shipping Pack Design,     3-16       Configuration 1     3-16       3-12     Recommended Shipping Pack Design,     3-18       Configuration 2     3-18       3-13     Recommended Shipping Pack Design,     3-19       Configuration 3     3-19       3-14     Load Graph.     3-21       4-1     Test Point Locations.     4-2       4-2     Spindle Motor Circuit Board Waveforms.     4-5       4-3     Read Data Waveforms 15 TPR + and 14 TPR -     4-6       4-4     Index Sensor.     4-9       4-5     Voltage Spikes.     4-11       4-6     Track 0 Adjustment.     4-12       TABLES       Table       Number     Title     Number <td co<="" td=""><td>3-2</td><td>J1 Edge Connector Dimensions</td><td> 3-4</td></td>	<td>3-2</td> <td>J1 Edge Connector Dimensions</td> <td> 3-4</td>	3-2	J1 Edge Connector Dimensions	3-4
3-4     J3 Power Connector     3-4       3-5     Radial Configuration     3-7       3-6     Daisy Chain Control Lines     3-8       3-7     Control Signal/Driver Receiver     3-9       Circuit Combination     3-9       3-8     Step Mode Timing     3-11       3-9     Buffered Seek Step Pulses     3-11       3-10     Data Transfer Line Driver Receiver     3-13       3-11     Recommended Shipping Pack Design,     3-16       Configuration 1     3-16       3-12     Recommended Shipping Pack Design,     3-18       Configuration 2     3-18       3-13     Recommended Shipping Pack Design,     3-19       Configuration 3     3-19       3-14     Load Graph     3-21       4-1     Test Point Locations     4-2       4-2     Spindle Motor Circuit Board Waveforms     4-5       4-3     Read Data Waveforms 15 TPR + and 14 TPR -     4-6       4-4     Index Sensor     4-9       4-5     Voltage Spikes     4-11       4-6     Track 0 Adjustment     4-12       TABLES       Table       Number     Title     Number       Table Number       Page Number     Page Number <t< td=""><td>3-3</td><td>J2 Edge Connector Dimensions</td><td> 3-4</td></t<>	3-3	J2 Edge Connector Dimensions	3-4	
3-6       Daisy Chain Control Lines.       3-8         3-7       Control Signal/Driver Receiver       3-9         Circuit Combination.       3-9         3-8       Step Mode Timing.       3-11         3-9       Buffered Seek Step Pulses.       3-11         3-10       Data Transfer Line Driver Receiver.       3-13         3-11       Recommended Shipping Pack Design,       3-16         Configuration 1.       3-16         3-12       Recommended Shipping Pack Design,       3-18         Configuration 2.       3-18         3-13       Recommended Shipping Pack Design,       3-19         Configuration 3.       3-19         3-14       Load Graph.       3-21         4-1       Test Point Locations.       4-2         4-2       Spindle Motor Circuit Board Waveforms.       4-5         4-3       Read Data Waveforms 15 TPR + and 14 TPR -       4-6         4-4       Index Sensor.       4-9         4-5       Voltage Spikes.       4-11         4-6       Track 0 Adjustment.       4-12         TABLES         Table         Number       Title       Number         Table Number	3-4			
3-6       Daisy Chain Control Lines.       3-8         3-7       Control Signal/Driver Receiver       3-9         Circuit Combination.       3-9         3-8       Step Mode Timing.       3-11         3-9       Buffered Seek Step Pulses.       3-11         3-10       Data Transfer Line Driver Receiver.       3-13         3-11       Recommended Shipping Pack Design,       3-16         Configuration 1.       3-16         3-12       Recommended Shipping Pack Design,       3-18         Configuration 2.       3-18         3-13       Recommended Shipping Pack Design,       3-19         Configuration 3.       3-19         3-14       Load Graph.       3-21         4-1       Test Point Locations.       4-2         4-2       Spindle Motor Circuit Board Waveforms.       4-5         4-3       Read Data Waveforms 15 TPR + and 14 TPR -       4-6         4-4       Index Sensor.       4-9         4-5       Voltage Spikes.       4-11         4-6       Track 0 Adjustment.       4-12         TABLES         Table         Number       Title       Number         Table Number	3-5	Radial Configuration	3-7	
Control Signal/Driver Receiver   Circuit Combination   3-9	3-6	Daisy Chain Control Lines	3-8	
3-8       Step Mode Timing	3-7			
3-8       Step Mode Timing		Circuit Combination	3-9	
3-9   Buffered Seek Step Pulses   3-11     3-10   Data Transfer Line Driver Receiver   3-13     3-11   Recommended Shipping Pack Design   Configuration 1   3-16     3-12   Recommended Shipping Pack Design   3-18     Configuration 2   3-18     3-13   Recommended Shipping Pack Design   2-10     Configuration 3   3-19     3-14   Load Graph   3-21     4-1   Test Point Locations   4-2     4-2   Spindle Motor Circuit Board Waveforms   4-5     4-3   Read Data Waveforms 15 TPR + and 14 TPR   4-6     4-4   Index Sensor   4-9     4-5   Voltage Spikes   4-11     4-6   Track 0 Adjustment   4-12      TABLES   Table   Page   Number    Table   Number   Title   Page   Number	3-8			
3-10	3-9			
Recommended Shipping Pack Design,   Configuration 1	3-10	Data Transfer Line Driver Receiver	3-13	
Configuration 1	3-11			
3-12   Recommended Shipping Pack Design,   Configuration 2			3-16	
Configuration 2	3-12			
3-13   Recommended Shipping Pack Design,   Configuration 3			3-18	
3-14       Load Graph       3-21         4-1       Test Point Locations       4-2         4-2       Spindle Motor Circuit Board Waveforms       4-5         4-3       Read Data Waveforms 15 TPR + and 14 TPR -       4-6         4-4       Index Sensor       4-9         4-5       Voltage Spikes       4-11         4-6       Track 0 Adjustment       4-12         TABLES         Table Number         Number       Title       Number         2-1       Electrical and Operational Specifications       2-3         2-2       Reliability Specifications       2-6         2-3       Environmental Specifications       2-7         3-1       Drive Interface Signals and Pin Assignments       3-5         3-2       Head Select Lines       3-10	3-13			
3-14       Load Graph       3-21         4-1       Test Point Locations       4-2         4-2       Spindle Motor Circuit Board Waveforms       4-5         4-3       Read Data Waveforms 15 TPR + and 14 TPR -       4-6         4-4       Index Sensor       4-9         4-5       Voltage Spikes       4-11         4-6       Track 0 Adjustment       4-12         TABLES         Table Number         Number       Title       Number         2-1       Electrical and Operational Specifications       2-3         2-2       Reliability Specifications       2-6         2-3       Environmental Specifications       2-7         3-1       Drive Interface Signals and Pin Assignments       3-5         3-2       Head Select Lines       3-10			3-19	
4-1       Test Point Locations.       4-2         4-2       Spindle Motor Circuit Board Waveforms.       4-5         4-3       Read Data Waveforms 15 TPR + and 14 TPR -       4-6         4-4       Index Sensor.       4-9         4-5       Voltage Spikes.       4-11         4-6       Track 0 Adjustment.       4-12         TABLES         Table Number         Number       Page Number         2-1       Electrical and Operational Specifications.       2-3         2-2       Reliability Specifications.       2-6         2-3       Environmental Specifications.       2-7         3-1       Drive Interface Signals and Pin Assignments.       3-5         3-2       Head Select Lines.       3-10	3-14			
4-2       Spindle Motor Circuit Board Waveforms       4-5         4-3       Read Data Waveforms 15 TPR + and 14 TPR —       4-6         4-4       Index Sensor       4-9         4-5       Voltage Spikes       4-11         4-6       Track 0 Adjustment       4-12         TABLES         Table Number         Number       Page Number         2-1       Electrical and Operational Specifications       2-3         2-2       Reliability Specifications       2-6         2-3       Environmental Specifications       2-7         3-1       Drive Interface Signals and Pin Assignments       3-5         3-2       Head Select Lines       3-10	4-1			
4-3       Read Data Waveforms 15 TPR + and 14 TPR -       4-6         4-4       Index Sensor.       4-9         4-5       Voltage Spikes.       4-11         4-6       Track 0 Adjustment.       4-12         TABLES         Table Number         Number       Title       Number         2-1       Electrical and Operational Specifications.       2-3         2-2       Reliability Specifications.       2-6         2-3       Environmental Specifications.       2-7         3-1       Drive Interface Signals and Pin Assignments.       3-5         3-2       Head Select Lines.       3-10	4-2			
4-4       Index Sensor.       4-9         4-5       Voltage Spikes.       4-11         4-6       Track 0 Adjustment.       4-12         TABLES         Table Number         Number       Title       Number         2-1       Electrical and Operational Specifications.       2-3         2-2       Reliability Specifications.       2-6         2-3       Environmental Specifications.       2-7         3-1       Drive Interface Signals and Pin Assignments.       3-5         3-2       Head Select Lines.       3-10	4-3			
4-5         Voltage Spikes         4-11           4-6         Track 0 Adjustment         4-12           TABLES           Table Number         Page Number           2-1         Electrical and Operational Specifications         2-3           2-2         Reliability Specifications         2-6           2-3         Environmental Specifications         2-7           3-1         Drive Interface Signals and Pin Assignments         3-5           3-2         Head Select Lines         3-10	4-4			
Table Number Title Page Number  2-1 Electrical and Operational Specifications 2-3 2-2 Reliability Specifications 2-6 2-3 Environmental Specifications 2-7 3-1 Drive Interface Signals and Pin Assignments 3-5 3-2 Head Select Lines 3-10	4-5			
TABLESTable NumberPage Number2-1Electrical and Operational Specifications.2-32-2Reliability Specifications.2-62-3Environmental Specifications.2-73-1Drive Interface Signals and Pin Assignments.3-53-2Head Select Lines.3-10	4-6			
Table NumberPage Number2-1Electrical and Operational Specifications.2-32-2Reliability Specifications.2-62-3Environmental Specifications.2-73-1Drive Interface Signals and Pin Assignments.3-53-2Head Select Lines.3-10				
NumberTitleNumber2-1Electrical and Operational Specifications.2-32-2Reliability Specifications.2-62-3Environmental Specifications.2-73-1Drive Interface Signals and Pin Assignments.3-53-2Head Select Lines.3-10		TABLES		
2-2Reliability Specifications.2-62-3Environmental Specifications.2-73-1Drive Interface Signals and Pin Assignments.3-53-2Head Select Lines.3-10		Title	_	
2-2Reliability Specifications.2-62-3Environmental Specifications.2-73-1Drive Interface Signals and Pin Assignments.3-53-2Head Select Lines.3-10	2-1	Electrical and Operational Specifications	2.2	
2-3 Environmental Specifications				
3-1 Drive Interface Signals and Pin Assignments	<del></del>	Environmental Specifications	2-0 2-7	
3-2 Head Select Lines				

4-1 4-2 Test Points...... 4-1

Troubleshooting Guide...... 4-3



#### **ACTIVITY INDICATOR**

The activity indicator is located on the front panel of the drive. It is automatically illuminated when the drive is selected.

#### AIR FILTRATION

A self-contained, recirculating air filtration system supplies clean air through a 0.3-micron filter. A secondary absolute filter is provided to allow pressure equalization with the ambient atmosphere without contamination. The entire head-disk-actuator compartment is maintained at a slightly positive pressure to further ensure an ultraclean environment.

### 1.4 FUNCTIONAL DESCRIPTION

The drive is fully self-contained and requires no operator intervention during normal operation. During the power-up sequence, the spindle motor reaches 3600 RPM, and the positioning mechanism recalibrates the recording heads back to Track 0. At this time, a Ready signal on the interface indicates the drive is ready for operation.

The head is postioned over the desired track by means of a four-phase stepper motor/band assembly and its associated electronics. This positioner uses a one-step rotation to cause a one-track radial movement. Subsequently, the recording heads can be positioned over the desired cylinders, and the data can be read or written from the appropriate track by selecting the desired head.

Typically, the drive uses MFM write and read data recording methods. Data recovery electronics include a low-level read amplifier, differentiator, a zero-crossover detector, and digitizing circuits. No data decoding feature is provided on the drives.

The drive has the following sensor systems:

1. An optical Track 0 switch senses when the Head/Carriage Assembly is positioned at Track 0.

2. An index sensor, which consists of a magnetic pick-up and index hole positioned to provide an analog signal when an index hole is detected.

#### 1.5 PHYSICAL DESCRIPTION

The TM500 drive is shown in Figure 1-1. The drives contain 130 millimeter storage media that rotate at 3600 RPM, using a direct drive, brushless D. C. motor. The recording is accomplished by noncontact standard recording heads that are moved by a precision split band positioning device and stepper motor.




FIGURE 1-1 DISK DRIVE

The Head Disk Assembly is enclosed in a sealed cast aluminum housing, which includes an air filtration system to ensure a contamination-free environment. The housing is shock mounted to a metal frame that has the front panel attached, and threaded holes on the sides and bottom for mounting the drive onto a chassis.

In addition, the drive includes the read/write control electronics, the servo spindle control electronics, an index sensor, a brake assembly, and a front panel indicator.

## **SECTION 1**

# **GENERAL DESCRIPTION**

### INTRODUCTION

This manual provides useful information to assist the customer when incorporating the Tandon rigid disk drive into a system.

Tandon Corporation's TM500 series of drives are full feature, 5-1/4-inch, rigid disk drives. They are compact data storage devices that contain one or more 130-millimeter plated aluminum platters within a sealed housing.

The TM500 series includes Model Numbers TM501, TM502, and TM503, which have one, two, and three recording platters, and use two, four, and six recording heads, respectively.

### 1.1 SCOPE OF THE DOCUMENT

Section 1 of this manual contains a general description of the disk drives. Section 2 contains the product specifications. Section 3 provides information on operation of the drives.

### 1.2 PURPOSE OF THE DRIVE

The 5-1/4-inch disk drive is a rotating disk memory device designed for random access data storage and retrieval. Typical applications include word processing systems, entry level microprocessor systems, intelligent calculators, program storage, small business computer systems, and any application in which low cost, random access data storage is required.

#### 1.3 MAJOR FEATURES

#### MICROPROCESSOR CONTROL

The TM500 series of drives feature an onboard microprocessor. The microprocessor provides five major functions:

- 1. Self-calibration on power-up.
- 2. Buffered seek timing for improved access times.
- 3. Improved positioning with reduced hysteresis.
- 4. Write current switching for optimal recording quality.
- 5. Power and track fault detection.

#### DAISY CHAIN CAPABILITY

The drive provides the address selection and gating functions necessary to daisy chain a maximum of four units at the user's option. The last drive on the daisy chain terminates the interface. The terminations are accomplished by a resistor array plugged into a DIP socket.

# INDUSTRY STANDARD INTERFACE COMPATIBILITY

The drive is compatible with controllers that use an industry standard interface.

# **SECTION 2** PRODUCT SPECIFICATIONS

## INTRODUCTION

This section contains the mechanical, electrical and operational, reliability, and environmental specifications for the TM501, TM502, and TM503 disk drives.

#### MECHANICAL SPECIFICATIONS 2.1

The mechanical and physical dimensions are contained in Figure 2-1.

#### **ELECTRICAL AND OPERATIONAL SPECIFICATIONS** 2.2


The electrical and operational specifications are contained in Table 2-1. Typical starting current requirements at nominal voltage are contained in Figure 2-2.

#### RELIABILITY SPECIFICATIONS 2.3

The reliability specifications are contained in Table 2-2.

#### **ENVIRONMENTAL SPECIFICATIONS** 2.4

The environmental specifications are contained in Table 2-3.



Note: Weight is 3.0 kilograms, 6.5 pounds maximum

FIGURE 2-1
DISK DRIVE OUTLINE DRAWING

179043-001 CORPORATION • CHATSWORTH, CALIFORNIA 91311 REV. A

#### **TABLE 2-1 ELECTRICAL AND OPERATIONAL SPECIFICATIONS**

Media

Lubricated, 130 millimeter, plated

aluminum disk

Tracks Per Inch

345 TPI

Spacing, Track to Track

2.9 milinches

Number of Cylinders

306 cylinders

Number of Tracks

612 tracks

TM501

1224 tracks

TM502

1836 tracks

TM503

Disk Speed

 $3600 \text{ RPM} \pm 1 \text{ percent}$ 

Average Latency

8.33 milliseconds

Start Time

15 seconds maximum

Stop Time

15 seconds maximum

Seek Time

3 milliseconds track to track

Head Settling Time

15 milliseconds, last track accessed

Average Access Time, Including Head Settling Time, 3 Millisecond Step Rate

321 milliseconds

Average Access Time

85 milliseconds

Using Buffered Seek, Including Head Settling Time

5 megabits per second

Transfer Rate

CORPORATION • CHATSWORTH, CALIFORNIA 91311

179043-001 REV. A

#### **TABLE 2-1 (CONTINUED) ELECTRICAL AND OPERATIONAL SPECIFICATIONS**

Maximum Flux Reversal Density 9090 FRPI

Unformatted Capacity Per Drive

TM501 6.38 megabytes

TM502 12.76 megabytes

TM503 19.14 megabytes

Unformatted Capacity Per Surface 3.19 megabytes

Unformatted Capacity Per Track 10.4 kilobytes

#### POWER REQUIREMENTS


+ 12 volts D. C. ± 10 percent, 1.5 amperes typical, 5 amperes maximum during motor start-up, not to exceed 12 seconds, 2 amperes maximum running, with no more than 50 millivolts Periodic and Random Deviation (PARD).

 $\pm$  5 volts D. C.  $\pm$  5 percent, 0.8 amperes typical, 1.2 amperes maximum running, with no more than 50 millivolts PARD.

There are no restrictions in sequencing power supplies on or off.

CORPORATION • CHATSWORTH, CALIFORNIA 91311

179043-001 REV. A



#### **TABLE 2-2 RELIABILTY SPECIFICATIONS**

#### SOFT AND HARD READ ERROR RATES, EXCLUSIVE OF MEDIA DEFECTS

For data that has been verified previously as error free, and when used in conjunction with a data separator and phase lock loop of good design, the recoverable (soft) read error rate for any subsequent read operation shall not exceed one error in 1 X 10 bits transferred. A recoverable read error is an error that may be corrected within five attempts to reread the data.

The nonrecoverable (hard) read error rates shall not exceed one error in 1 X 10<sup>12</sup> bits transferred. A nonrecoverable read error is an error that may not be corrected within five attempts to reread data, providing that the writing of the data previously has been verified as correct. The seek error rate is not to exceed one error in 1 X 10° seeks.

#### **MEDIA DEFECTS**

Any defects on the media surface will be identified on a defect map provided with each drive. This defect map will indicate the head number, track number, and number of bytes from index for each defect. Each defect shall be no longer than 16 bits. Cylinders 000 and 001 are guaranteed error free.

The map is offered as a guide only. The number of defects and their location can change due to customer system variations such as data separators.

Mean Time Between Failures

11,000 power on hours

Mean Time To Repair

30 minutes

Component Design Life

5 years

Preventative Maintenance

Not required

#### TABLE 2-3 **ENVIRONMENTAL SPECIFICATIONS**

Ambient Temperature

Operating

Nonoperating

Temperature Gradient

Operating

Nonoperating

Relative Humidity

Relative Humidity Gradient

Operating

Nonoperating

Maximum Wet Bulb Temperature

Elevation

Operating

Nonoperating

4°C to 50°C, 39°F to 122°F

 $-40^{\circ}$ C to  $60^{\circ}$ C,  $-40^{\circ}$ F to  $140^{\circ}$ F

10°C per hour, 18°F per hour

Below that causing condensation

8-to-80 percent, noncondensing

20 percent per hour

Below that causing condensation

26°C, 78.8°F, without condensation

Density Altitude: -457 to 2,972 meters,

-1,500 to 9,750 feet

Sea level to 3,650 meters, Sea level to 12,000 feet



# **SECTION 3**

# **OPERATION**

## INTRODUCTION

This section contains information pertinent to the handling, inspection, installation, and operation of the TM500 series of drives.

#### 3.1 UNPACKING THE DRIVE

Each drive is shipped in a protective container which, when bulk packaged, minimizes the possibility of damage during shipment.

Visually examine the shipping container for possible damage. Notify the carrier immediately if any damage is found.

The following procedure is recommended for unpacking the drive.

- 1. Place the shipping container on a flat work surface.
- 2. Cut the tape on the shipping container.
- 3. Remove the foam lid and pads from the shipping container.
- 4. Remove the inner container.
- 5. Remove the drive from the inner container.
- 6. Place the drive on a foam lined surface.

#### **CAUTION**

Do not manually rotate the stepper motor or spindle motor. Damage to the heads and disk may result.

#### **NOTE**

The inside chamber of the drive is a sealed compartment that must not be opened.

When returning the drive to the service center, be

sure to use prior steps in reverse order, and ensure the foam stiffeners are in the proper location, with the cardboard dividers properly in place between the drives (see Figure 3-1).

# 3.2 PREINSTALLATION CHECKOUT

Before applying power to the drive, inspect for the following:

- 1. Ensure the front panel is secure.
- 2. Ensure the circuit board is secure.
- 3. Ensure the connectors are firmly seated.
- 4. Ensure there is no debris or foreign material between the frame and the head/disk casting.
- 5. Ensure the head/disk housing can move freely on the shock mounts of the frame.
- 6. Ensure the termination resistor pack and jumper blocks are firmly seated and in the correct configuration.

#### 3.3 MOUNTING THE DRIVE.

The drive can be mounted in any vertical or horizontal plane. Eight 6-32 tapped holes are provided for mounting: two on each side and four on the bottom of the frame (see Figure 2-1, page 2-2). The drive is manufactured with some critical internal alignments that must be maintained. Hence, it is important the mounting hardware does not introduce significant stress on the drive.

Any mounting scheme in which the drive is part of the structural integrity of the enclosure is not permitted. Mounting schemes should allow for adjustable brackets or incorporate resilient members to accommodate tolerances.




FIGURE 3-1 FOUR PACK SHIPPING CONTAINER

#### **DUST COVER**

The design of an enclosure should incorporate a means to prevent contamination from loose items, e.g., dust, lint, and paper chad since the drive does not have a dust cover.

#### **FREE AIR FLOW**

When the drive is mounted so the components have access to the free flow of air, normal convection cooling allows operation over the specified temperature range (see Table 2-3, page 2-7).

#### CONFINED ENVIRONMENT

When the drive is mounted in a confined environment, air flow must be provided to maintain specified air temperatures in the vicinity of the motors and the circuit boards.

#### 3.4 INTERFACE CONNECTORS

The electrical interface between the drive and the host system is via three connectors. J1 provides control signals for the drive (see Figure 3-2). J2 provides for the radial connection of read/write

data signals (see Figure 3-3). J3 provides for D.C. power (see Figure 3-4).

Table 3-1 contains interface lines. The interface description of the connectors, and the location of each, is contained in this section.

#### J1/P1 CONNECTOR

Connection to J1 is through a thirty-four-pin circuit board connector. Figure 3-2 contains the dimensions of this connector. The pins are numbered 1 through 34. The even pins are located on the component side of the circuit board. Pin 2 is located on the end of the circuit board connector closest to the D. C. power connector J3/P3, and is labeled. A key slot is provided between Pins 4 and 6. The recommended mating connector for P1 is 3M ribbon connector P/N 3463-0001, without ears.

#### J2/P2 CONNECTOR

Connection to J2 is through a 20-pin circuit board edge connector. Figure 3-3 contains the dimensions of this connector. The pins are numbered 1 through 20. The even pins are located on the component side of the circuit board. The recommended mating connector for P2 is 3M ribbon connector P/N 3461-0001, without ears. A key slot is provided between Pins 4 and 6.




FIGURE 3-2
J1 EDGE CONNECTOR DIMENSIONS




FIGURE 3-3
J2 EDGE CONNECTOR DIMENSIONS




FIGURE 3-4 J3 POWER CONNECTOR

TABLE 3-1 **DRIVE INTERFACE SIGNALS AND PIN ASSIGNMENTS** 

			erface Number		
Connector	Signal	Ground	Signal Type	I/O	Name of Signal
P1	2	(1)	S	I	Spare
<b>†</b>	4	(3)	S	I	Head Select 2 <sup>2</sup>
	6	(5)	S	I	Write Gate
	8	(7)	S	O	Seek Complete
	10	(9)	S	O	Track 0
34-Pin	12	(11)	S	O	Fault
Ribbon	14	(13)	S	I	Head Select 2 <sup>o</sup>
Daisy	16	(15)	<del></del>		Reserved (To J2 - 7)
Chain	18	(17)	S	I	Head Select 2 <sup>1</sup>
	20	(19)	S	O	Index
	22	(21)	S	O	Ready
	24	(23)	S	I	Step
	26	(25)	S	I	Drive Select 0
	28	(27)	S	I	Drive Select 1
	30	(29)	S	I	Drive Select 2
<b>\</b>	32	(31)	S	I	Drive Select 3
P1	34	(33)	S	I	Direction In
P2	1	(2)	S	0	Drive Select
<b>†</b>	3	(4)	S		Spare
	5	(6)	1010044444		Reserved
	7	(8)			Reserved (To J1-16)
20-Pin	9	(10)	Nervolana .	**********	Spare
Ribbon	11	(12)			Ground
Radial	13		D	I	+ Write Data
	14	**********	D	I	<ul><li>Write Data</li></ul>
	15	(16)	**********		Ground
	17		D	O	+ Read Data
<b>↓</b>	18	*****	D	O	<ul><li>Read Data</li></ul>
P2	19	(20)	***************************************		Ground
P3	1				+ 12 volts D. C. In
<b>†</b>	2				+ 12 volts D. C. Retur
Radial	3				+ 5 volts D. C. Retu

### NOTES:

- S Single Ended
   D Differential
   I Drive Input
   O Drive Output

#### J3/P3 CONNECTOR

D. C. power connector J3 is a four-pin AMP Mate-N-Lok connector, P/N 350211-1, mounted on the solder side of the circuit board. The recommended mating connector, P3, is AMP P/N 1-480424-0, utilizing AMP pins P/N 60619-4. J3 pins are labeled on the J3 connector (see Figure 3-4). J3 cabling must be 18 AWG, minimum.

#### FRAME GROUND CONNECTOR

The frame ground connector is Faston AMP P/N 61761-2. The recommended mating connector is AMP P/N 62187-1. To realize error rates (see Table 2-2), it must be connected directly to the centrally located system ground via an 18 AWG, minimum, cable.

# 3.5 INTERFACE LINE DESCRIPTIONS

The interface for the TM500 series drive is available in one configuration. It is compatible with industry standard drives. Compatibility is defined as using the same pin assignment where the signal and function are common. Table 3-1 contains pin assignments.

The interface may be connected in the radial or daisy chain configuration (see Figures 3-5 and 3-6).

#### INPUT CONTROL SIGNALS

The input control signals are of two kinds: those to be multiplexed in a multiple drive system and those that do the multiplexing. The input control signals to be multiplexed are: Reduced Write Current, Write Gate, Head Select Line 2<sup>0</sup>, Head Select Line 2<sup>1</sup>, Head Select Line 2<sup>2</sup>, Step, and Direction In. The multiplexing signal is Drive Select 0, Drive Select 1, Drive Select 2 or Drive Select 3.

The input signals have the following electrical specifications, as measured at the drive. Figure 3-7 illustrates the recommended circuit.

True: 0.0 volt D. C. to 0.4 volt D. C. at I = -40 milliamperes, maximum

False: 2.5 volts D. C. to 5.25 volts D. C. at  $I_L = 250$  microamperes, maximum (open)

All input signals share a 220/330 ohm resistor pack for line termination. Only the last drive in the chain should have the resistor pack installed.




FIGURE 3-5
RADIAL CONFIGURATION




FIGURE 3-6
DAISY CHAIN CONTROL LINES




FIGURE 3-7
CONTROL SIGNAL/DRIVER RECEIVER CIRCUIT COMBINATION

#### **WRITE GATE**

The active state of this signal or logical zero level enables write data to be written on the disk. The inactive state of this signal enables the data to be transferred from the drive. In addition, the inactive state enables the step pulse to step the read/write actuator.

### HEAD SELECT LINES 20, 21, 22

These three lines provide for the selection of each read/write head in a binary coded sequence. Head Select Line 2° is the least significant line. The heads are numbered 0 through 5. When all Head Select Lines are false, Head 0 is selected. Table 3-2 describes which head is selected for the head select lines.

		T	Α	B	L	Ε	3-	2		
Н	EΑ	D	S	E	LI	EC	T	L	IN	ES

He	ad Select	Line	Head Se	Head Selected		
2 <sup>2</sup>	21	2°	Jumper 3 PW13 OUT TM501, TM502	Jumper 3 PW13 IN TM503		
1	1	1	0	0		
1	1	0	1	1		
1	0	1	2	2		
1	0	0	3	3		
0	1	1	0	4		
0	1	0	1	5		
0	0	1	2	0		
0	0	0	3	1		

Head recovery time (head-to-head select, write-to-read recovery, or read-to-write recovery) is 2.4 microseconds maximum.

#### **STEP**

This interface line is a control signal that causes the read/write heads to move with the direction of motion defined by the Direction In line.

The access motion is initiated at the logical true-

to-logical false transition or the trailing edge of this signal pulse. Any change in the Direction In line must be made at least 100 nanoseconds before the true-to-false edge of the step pulse. The quiescent state of this line should be held logically false.

The read/write head moves at the rate of the incoming step pulses. The minimum time between successive steps is three milliseconds, except during execution of a buffered seek. The minimum pulse width is one microsecond. Figure 3-8 illustrates the step timing.




FIGURE 3-8 STEP MODE TIMING

#### **BUFFERED SEEK**

The buffered seek uses an onboard microprocessor that calculates the most efficient seek algorithm for the user. The user need only issue step pulses in accordance with the timing shown (see Figure 3-9). Step pulses are issued in a 1:1 ratio to the cylinders moved. If more pulses are issued than there are cylinders left to move, the heads soft stop at the last cylinder.




FIGURE 3-9 BUFFERED SEEK STEP PULSES

#### **DIRECTION IN**

This signal defines the direction of motion of the read/write head when the Step line is pulsed. An open circuit or logical false defines the direction as "out". If a pulse is applied to the Step line, the read/write heads move away from the center of the disk. If this line is true, the direction is defined as "in", and the read/write heads move in toward the center of the disk.

Seek Complete must be true prior to changing directions and the application of additional step pulses.

#### REDUCED WRITE CURRENT

The Reduced Write Current input line is terminated, but is not used in the TM500 series drives. The microprocessor automatically switches write current.

#### **DRIVE SELECT 0 THROUGH DRIVE SELECT 3**

These control signals enable the selected drive's input receivers and output drivers. When logically false, the output drivers are open circuits and the input receivers do not acknowledge signals presented to them.

Selecting the appropriate jumper block at W9 through W12 determines which select line activates the drive.

#### NOTE

Only one drive may be selected at a time.

#### **OUTPUT CONTROL SIGNALS**

The output control signals are driven with an open collector output stage capable of sinking a maximum of 40 milliamperes in a true state, with a maximum voltage of 0.4 volt measured at the driver. When the line driver is in the false state, the driver transistor is off, and the collector cutoff is a maximum of 250 microamperes.

All J1 output lines are enabled by the respective Drive Select lines.

#### SEEK COMPLETE

The Seek Complete signal goes true when the read/write heads have settled on the final track at the end of a seek. Reading or writing should not be attempted when Seek Complete is false.

Seek complete goes false:

- 1. When a recalibration sequence is initiated by the microprocessor at power on because the read/write heads are not over Track 0.
- 2. 500 nanoseconds, maximum, after the trailing edge of a step pulse or a series of step pulses.
- 3. When power is momentarily lost, Seek Complete is false when power is restored and remains false until an automatic recalibration is completed.

#### TRACK 0

The Track 0 signal indicates a true state only when the drive's read/write heads are positioned at Track 0, the outermost data track.

#### **FAULT**

The Fault signal is used to indicate a condition exists in the drive that could cause improper writing on the disk. When this line is true, further writing is inhibited, as are other drive functions, until the condition is corrected.

This condition is caused by either the +12 volt or +5 volt supply dropping below the specified limits, and on power up until a successful recalibration sequence is completed.

#### INDEX

The Index signal is provided once each revolution, 16.7 milliseconds nominal, to indicate the beginning of the track. Normally, this signal is false and makes the transition to true to indicate Index. Only the transition from logical false to logical true is valid.

#### READY

When true, the Ready signal, together with Seek Complete, indicates that the drive is ready to read, write or seek, and the I/O signals are valid. When this line is false, all controller-initiated functions are inhibited.

The typical time after power on for Ready to be true is fifteen seconds. Track 0, Seek Complete, and Ready come true sequentially during power on.

#### **SELECT STATUS**

A Status line is provided at the J2/P2 connector to inform the host system of the selection status of the drive.

The Drive Selected line is driven by a TTL open collector drive (see Figure 3-7). This signal goes active only when the drive is programmed as Drive X, X = 0, 1, 2, or 3, by programming the shunt on the drive, and the Drive Select X line at J1/P1 is activated by the host system.

#### DATA TRANSFER SIGNALS

All lines associated with the transfer of data between the drive and the host system are differential in nature and may be multiplexed. These lines are provided at the J2/P2 connector on all drives. Signal levels are defined by RS-422A.

Two pairs of balanced lines are used for the transfer of data: MFM Write Data and MFM Read Data. Figure 3-10 illustrates the driver/receiver combination used with the drive for data transfer signals.




FIGURE 3-10
DATA TRANSFER LINE DRIVER RECEIVER

#### MFM WRITE DATA

This is a differential pair of lines that define the flux transition to be written on the track. The transition of the + MFM Write Data line going more positive than the —MFM Write Data line causes a flux reversal on the track if Write Gate is active. This signal must be driven to an inactive state, + MFM Write Data more negative than —MFM Write Data, by the host system when in a read mode.

The delay from the leading edge of Write Gate to the Write Data pulse is 400 nanoseconds, maximum.

#### MFM READ DATA

The data recovered by reading a prerecorded track is transmitted to the host system via the differential pair of MFM Read Data lines. The transition of the + MFM Read Data line going more positive than the -MFM Read Data line represents a flux reversal on the track of the selected head.

# 3.6 DRIVE ADDRESS AND OPTION SELECTION

The drive address and option selection is determined by the programmable jumper blocks located on the logic circuit board. If jumper configurations are changed, power should be cycled off and on, so that the microprocessor can recognize the new configuration.

The option programming guide is contained in Table 3-3

# 3.7 SHIPPING PACK AND HANDLING

Figures 3-11 through 3-13 provide basic information on recommended design guidelines for packaging systems.

From various drop tests conducted, it has been established that drives subjected to shock loads in excess of twenty G's may be damaged and consequently not meet published performance specifications for data reliability, margins, and function.

In order to avoid media or head damage, it is recommended that:

- 1. Drive mounting designs incorporate some type of shock dampening consideration.
- 2. Shipping cartons protect the drive within the system to withstand twenty G's.
- 3. Individual drives are handled carefully, e.g., receiving and in-process personnel are properly trained, surface mats are used on working surfaces to prevent the possibility of "handling shock," and padding is placed on racks and carts.

Please emphasize the critical aspects of handling these drives to all concerned people. In addition, Tandon provides technical assistance on packing and handling to customers upon request.

#### TABLE 3-3 **OPTION PROGRAMMING GUIDE**

W1 - W3 Jumper	Function	Factory Programmed	Usage
W1	Track Fault	O	Install for excess track fault.
W2	Test	O	Install for factory test.
W3	Disable Limit	O	Install to disable soft limits.
W4	Spin Select	O	Install for spin select.
W5	Tracks	S	Install for standard version only.
W6	Motor Type		Install for Type 1.8° motor.
RTW7	Read Terminator	I	Close only at end drive of daisy chain data. Closed for radial data.
WTW8	Write Terminator	I	
S4W9 S3W10 S2W11 S1W12	Drive Select 4 Drive Select 3 Drive Select 2 Drive Select 1	O O I	Install one of four plugs only. Plug corresponds to drive address.
3PW13	Three Disk	503	Close for Model TM503 only.
U22	Terminator Pack	I	Install in end drive of daisy chain.


### NOTES:

O = Omit

I = Install

S = Close jumper for standard version only. 503 = Close jumper for TM503 only.





ENCLOSE UNIT IN POLY BAG TO AVOID SURFACE SCRATCHES AND OTHER DAMAGE

STEP B.




FIGURE 3-11
RECOMMENDED SHIPPING PACK DESIGN,
CONFIGURATION 1




FIGURE 3-11 (CONTINUED)
RECOMMENDED SHIPPING PACK DESIGN,
CONFIGURATION 1





FIGURE 3-12
RECOMMENDED SHIPPING PACK DESIGN,
CONFIGURATION 2



ENCLOSE UNIT IN POLY BAG TO AVOID SURFACE SCRATCHES AND OTHER DAMAGE




FIGURE 3-13
RECOMMENDED SHIPPING PACK DESIGN,
CONFIGURATION 3





FIGURE 3-13 (CONTINUED)
RECOMMENDED SHIPPING PACK DESIGN
CONFIGURATION 3



# NOTE

THE GRAPH GIVES FOAM THICKNESSES TO SATISFY 10 G MINIMUM SHOCK LOADS ON STANDARD 30 INCH DROP TEST.
HENCE, ALL PACKAGE DESIGNS SHOULD BE TESTED TO VERIFY THEIR ULTIMATE PERFORMANCE.


\* THICKNESS IS IN INCHES.

\*\*THE LOAD FACTOR IS IN LBS. PER SQ. INCH.

THE FORMULA IS: LOAD FACTOR = UNIT'S WEIGHT (LBS.)

SMALLEST SIDE OF UNIT (SQ. INCHES)

FIGURE 3-14 LOAD GRAPH



# **SECTION 4**

# TROUBLESHOOTING GUIDE AND REPLACEMENT PROCEDURE

### INTRODUCTION

This section is designed to help locate and correct failures related to the drive. Table 4-2 is a troubleshooting guide outlining the problem, its possible cause, and the recommended action. This section also contains parts removal, replacement, and adjustment procedures.

In all cases, the power supply voltages should be checked before proceeding.

### 4.1 TROUBLESHOOTING GUIDE

### **TEST EQUIPMENT**

The following test equipment, or its equivalent, is recommended:

- 1. Oscilloscope, Tektronix 465—vertical and horizontal sensitivity plus three percent specified accuracy—with three 10X probes, each with individual ground leads.
- 2. Counter Timer, Monsanto Model 100B.
- 3. Digital Voltmeter (DVM), John Fluke Model 800A.

### **TEST POINTS**

Table 4-1 contains each test point by function name. All test points referred to are on the logic board. Figure 4-1 illustrates their locations.

TABLE 4-1 TEST POINTS		
Test Point	Signal	
1, 4, 9, 11, 12, 13, 16, 17	Logic Ground Direction Index Photo Sensor, Track 0 Track 0 Step Seek Complete Pulse Read Data - Analog Read Data + Analog Read Data Reserved + 5 volts D. C. Cable Detect + 5 volts D. C.	




FIGURE 4-1
TEST POINT LOCATIONS

# TABLE 4-2 TROUBLESHOOTING GUIDE

Problem	Possible Cause	Recommended Action
No activity lamp.	Not selected.	Check for correct drive select jumper.
	Lamp not plugged in.	Check Connector P-7.
	Lamp faulty.	Replace lamp.
	Logic board faulty.	Replace logic board.
No index.	Not selected.	Check drive select jumper.
	Index sensor not plugged in.	Check Connector P-5
	Index sensor misadjusted.	Readjust Index sensor.
	Index sensor faulty.	Replace sensor.
	Logic board faulty.	Replace logic board.
No Track 0.	Not selected.	Check drive select jumper.
	Track 0 sensor not plugged in.	Check Connector P-9.
	Track 0 sensor misadjusted.	Readjust Track 0 sensor.
	Track 0 sensor faulty.	Replace Track 0 sensor.
	Logic board faulty.	Replace logic board.
Drive not ready.	Not selected.	Check drive select jumper.
	No index.	See "No index."
	No Track 0.	See "No Track 0."
	Motor not up to speed or not turning.	See "Motor not up to speed, not turning."
	Drive does not seek. Drive does not restore.	See "Drive does not seek or restore."


# TABLE 4-2 (CONTINUED) TROUBLESHOOTING GUIDE

Droblom	Descible Const		
Problem	Possible Cause	Recommended Action	
Drive does not seek or restore.	Drive not selected.	Check drive select jumper.	
	Stepper motor not plugged in.	Check Connector P-8.	
	Logic board faulty.	Replace logic board.	
	Spindle motor speed misadjusted.	Readjust spindle motor's speed.	
	Stepper motor faulty.	Return to factory for repair.	
	Foreign object interfering with positioning arm or damper.	Remove foreign object.	
Motor not up to speed, not turning.	Spindle circuit board not plugged in.	Check Connector P-12.	
	Spindle motor not plugged in.	Check Connectors P-10 and P-11.	
	Faulty Spindle circuit board (see Figure 4-2).	Replace circuit board.	
	Motor not up to speed.	Adjust spindle speed.	
	Motor faulty.	Return to factory for repair.	
	Brake misadjusted.	Readjust brake.	
Does not read.	Not selected.	Check drive select jumper.	
	Heads not selected.	Check head select interface lines.	
		Check jumper 3P W13, installed for Model Number TM503 (see Table 3-2, page 3-10).	
	Head cable not plugged in.	Check Connector P-6.	
	Logic board faulty (see Figure 4-3).	Replace logic board.	
	Defective head.	Return to factory for repair.	

TABLE 4-2 (CONTINUED) TROUBLESHOOTING GUIDE		
Problem	Possible Cause	Recommended Action
Does not read.	Improper position.	See "Drive does not seek or restore."
	Drive not ready.	See "Drive not ready."
Does not write.	No Write Gate for writing.	Check Write Gate interface line.
	Not selected.	Check drive select jumper.
	Heads not selected.	See "Does not read."
	Head cable not plugged in.	Check Connector P-6.
	Logic board faulty.	Replace logic board.
	Defective head.	Return to factory for repair.
	Drive not ready.	See "Drive not ready."


# VOLTAGE SCALE 2 VOLTS PER DIVISION TIME SCALE: 2 MILLISECONDS PER DIVISION

HALL SENSE LOCATION P10-1




TIME SCALE: 2 MILLISECONDS PER DIVISION SPINDLE MOTOR WINDINGS LOCATION P10-6


FIGURE 4-2 SPINDLE MOTOR CIRCUIT BOARD WAVEFORMS



**ALL ZERO PATTERN** 



**ALTERNATING ONES AND ZEROS** 



\*BIT DROPOUT CAUSED BY MEDIA DEFECT

FIGURE 4-3
READ DATA WAVEFORMS 15 TPR + AND 14 TPR —

# 4.2 REPLACEMENT PROCEDURES

Do not rotate spindle motor or head positioning mechanism. Damage to heads and/or media may occur.

Remove power prior to replacing parts.

The following assemblies may be replaced:

Control and Data Circuit Board Assembly
Front Panel L.E.D. Assembly
Linear Brake Assembly
Front Panel
Index Assembly
Spindle Control Circuit Board Assembly
Frame Assembly
Track 0 Sensor Assembly

### **TOOLS REQUIRED**

Number 2 Phillips screwdriver 3/16" nut driver 5/16" nut driver .008" or .010" feeler gauge

# CONTROL AND DATA CIRCUIT BOARD ASSEMBLY

### **REMOVAL**

To remove the Control and Data Circuit Board Assembly:

- 1. Remove the three screws that attach the circuit board to the chassis.
- 2. Remove the Connectors J4 and J5 from the circuit board.
- 3. Slide the circuit board toward the side of the frame, lift up on the free side of it, and remove remaining connectors.

### REPLACEMENT

To replace this assembly, reverse Steps 1 through 3.

### FRONT PANEL L.E.D. ASSEMBLY

### **REMOVAL**

To remove the Front Panel L.E.D. Assembly:

- 1. Remove the Control and Data Circuit Board Assembly.
- 2. Remove the L.E.D. Assembly by pressing the center of the Front Panel L.E.D. Assembly with a blunt tool.

### NOTE

Press from the inside to the outside of the panel.

3. Remove the square retainer from the assembly.

### REPLACEMENT

To replace this assembly, reverse Steps 1 through 3.

### LINEAR BRAKE ASSEMBLY

### **REMOVAL**

To remove the Linear Brake Assembly:

- 1. Remove the Control and Data Circuit Board Assembly.
- 2. Remove Connector J11 from the Spindle Control circuit board.
- 3. Remove the 5/16-inch nut and washer from the mounting stud.
- 4. Remove the Linear Brake Assembly.

### REPLACEMENT

To replace the assembly, reverse Steps 1 through 4.

### **ADJUSTMENT**

To adjust the Linear Brake Assembly:

- 1. Loosen the 5/16-inch mounting nut.
- 2. Set the feeler gauge, adjusted to 0.014 inches, between the brake pad and the spindle drive motor rotor.
- 3. Push the brake pad up against the feeler gauge.
- 4. Align the brake shoe with the Spindle Drive Motor rotor.
- 5. Tighten the 5/16-inch mounting nut.
- 6. Remove the feeler gauge.

### INDEX ASSEMBLY

### **REMOVAL**

To remove the Index Assembly:

1. Remove the Control and Data Circuit Board Assembly.

- 2. Loosen the lock nut on the Index Assembly bracket.
- 3. Unscrew the Index Assembly, and remove.

### REPLACEMENT


To replace the Index Assembly, reverse Steps 1 through 3.

### **ADJUSTMENT**

To adjust the Index Assembly:


- 1. Loosen the 3/8-inch locking nut.
- 2. Adjust the Index Assembly to between 0.008 and 0.010 inches from the motor rotor.
- 3. Use a 100 megahertz or greater bandwidth oscilloscope.
- 4. Verify the A. C. signal as seen at U9, Pin 6, is greater than one volt peak to peak (see Figure 4-4).
- 5. There must not be more than 100 millivolts peak ripple on the base line.

VOLTAGE SCALE 1 VOLT PER DIVISION



TIME SCALE: 2 MILLISECONDS PER DIVISION LOCATION U9-6

VOLTAGE SCALE
1 VOLT PER DIVISION



TIME SCALE: 50 MICROSECONDS PER DIVISION LOCATION U9-6

FIGURE 4-4 INDEX SENSOR

### FRONT PANEL

### **REMOVAL**

To remove the front panel:

- 1. Wedge a taper shim 0.030 inch under the edge of the front panel.
- 2. Remove the front panel from the drive frame.
- 3. Clean the front panel thoroughly with solvent.

### REPLACEMENT

To replace the front panel, apply new double back tape, and fit the panel over the drive frame.

# SPINDLE CONTROL CIRCUIT BOARD ASSEMBLY

### **REMOVAL**

To remove the Spindle Control Circuit Board Assembly:

- 1. Remove the Control and Data Circuit Board Assembly.
- 2. Remove Connectors J10 and J11 from the Spindle Control circuit board.
- 3. Remove the three screws that attach the board to the chassis.
- 4. Lift the board straight up and out.


### REPLACEMENT

To replace the board, reverse Steps 2 through 4. When replacing connectors, ensure the proper pin orientation.

### **ADJUSTMENT**

To adjust the Spindle Control circuit board:

- 1. Set potentiometer R23 (closest to interface connectors, single turn) to its approximate center position.
- 2. Using a dual channel oscilloscope, connect one channel to R26 (resistor lead closest to the power transistor leads on Spindle Control Circuit Board), and set scope to 100 millivolts per division. Connect the other channel of the scope to test point three on the logic board (index), and set the voltage scale at one volt per division and the time base at two milliseconds per division.
- 3. Apply power to the drive and wait 15 seconds for the spindle motor to come up to speed.
- 4. While the scope is triggered on index, adjust the speed control potentiometer R5 on the spindle control board (10 turn pot closest to the front of the drive), so the time between index pulses is between 16 and 17 milliseconds.
- 5. Trigger the scope to the line frequency (60 Hertz). Adjust R5 so index pulses are stationary on the scope screen.
- 6. Adjust R23 so voltage spikes, both positive and negative going, across R26 are minimal (see Figure 4-5).
- 7. Repeat Steps 5 and 6 until no further improvement can be made.



### FIGURE 4-5 VOLTAGE SPIKES

### FRAME ASSEMBLY

### **REMOVAL**

To remove the Frame Assembly:

- 1. Remove the Control and Data circuit board.
- 2. Remove the Spindle Control circuit board.
- 3. Remove the three frame nuts and the six washers.
- 4. Remove the Frame Assembly.

### REPLACEMENT

To replace the Frame Assembly, reverse Steps 1 through 4 above.

### TRACK 0 SENSOR ASSEMBLY

Do not move the positioning mechanism or Track 0 stop.

### REMOVAL

To remove the Track 0 Sensor Assembly:

- 1. Remove the Circuit Board Assembly.
- 2. Loosen the screw on the Track 0 Sensor Assembly mount.
- 3. Swing the mount clear, and remove the screw that holds the Track 0 Sensor Assembly.

### REPLACEMENT

To replace the Track 0 Sensor Assembly, reverse Steps 1 through 3 above.

### **ADJUSTMENT**

To adjust the Track 0 Sensor Assembly:

- 1. Loosen the screw.
- 2. Adjust the sensor so that it is  $2.5 \pm 1$  volt at Test Point 5, while stepping out from Track 5 to Track 0, and the positioner is on Track 2 plus or minus one track.
- 3. Verify that Test Point 6 changes logic level at Track 2, plus or minus one track (see Figure 4-6).




FIGURE 4-6 TRACK 0 ADJUSTMENT

# **APPENDIX A**


# RECOMMENDED SPARE PARTS LIST AND MAJOR ASSEMBLIES


All assemblies with part numbers are available for purchase as spare replacement parts. The items without alpha designators on the drawings are for reference only, and cannot be purchased as spare replacement parts.


If an assembly has been determined faulty, and is not listed as a spare replacement, the drive must be returned to the manufacturer for repair.

### RECOMMENDED SPARE PARTS LIST

Description	Part Number	
Brake Assembly	962010-001	
Index Assembly	187010-001	
Track 0 Assembly	187174-001	
Frame Assembly	187288-001	
Front Panel	187323-001	
Spindle Control Board	187065-001	
Logic Board	187345-002	
Front Panel L.E.D. Assembly	187018-001	
Single Pack Shipping Container	187125-001 (Not Shown)	
Four Pack Shipping Container	187125-002 (Not Shown)	










# **APPENDIX B**

# CIRCUIT BOARD SCHEMATICS AND ASSEMBLY DRAWINGS

This appendix contains the current circuit board schematics and assembly drawings for the TM500 series of disk drives.

Drawing Number	Title	Page Number
187340-001 REV L	Control and Data Circuit Board Schematic	B-2, B-3, B-4
187345-001 REV S	Control and Data Circuit Board Assembly	B-5
187065-001 REV J	Spindle Control Circuit Board Assembly	B-6
187060-001 REV E	Spindle Control Circuit Board Assembly	B-7



Y DENOTES CONNECTOR JX, PINY.

INDUCTORS ARE IN UH, 1056.

DIDDES ARE INFARAD OR EQUIV.

CAPS ARE IN PF, NK, OB M, 125 W MIN, TOLERANCE IS

1056 FOR VALUES ABOVE IN, 596 OTHERWISE.

. 1% RESISTORS ARE I/8W. . RESISTORS ARE IN OHMS, I/4W 5%.


S, UNVALUED COMPONENTS ARE OMITTED.


11 x DENOTES PIN X OF (UZZ) TERM PAK. = 4 220 330 x 1 = 4

O 7. | DENOTES TEST POINT.

CONTROL AND DATA
CIRCUIT BOARD SCHEMATIC
187340-001 REV L
SHEET 1 OF 3

B-2






LOCATION	TYPE	+5	+12	GND	UNUSED
V16	741500	14	T . 1	7	l
150	7406	14		7	
ווט	7407	14		7	
U13	7808	14		7	
U17	746514	14		7	1/6
⊎24	7438	14		,	
U18.U19	74-15	16		8	
U7	741574	14		7	
U12	74574	14		,	
UIO	339	+-	3	12	1/4
U2,U3	463	8		4	
U30,U32	592		NOTED	401(0	
ប៖	UNL2074	T	NOTED	4,5,12,13	
ΰô	261531	16		B	7/4
U 9	261532	16		8	1/4
U25. U29	2719				
U20	Q212905	-	NOTED		1/4
U4	8048	26,40		20	
u8	10104	1,16		A	1/4
U23	10116	1,16		8	
U14 U22	TERM PAK	16		7,5	4/12

WI-WI3 SHUNT	FUNCTION	PACTORY PACGRAMMED	USAGE
W:	TRK FAULT	0	INSTALL FOR EXCESS TRK FAULT
w2.	7E57	0	INSTALL FOR FACTORY TEST
W3	DISABLE LIMIT	ð	INSTALL TO DISABLE SOFT LIMITS
崇春	SPIN SELECT		INSTALL FOR SPIN SELECT
W5	TRACKS	5	INSTALL FOR S VERSION ONLY
Wb	MOTOR TYPE	~	INSTALL FOR TYPE IS MOTOR
RTW7	INEAD TERMINATOR		CLOSE ONLY WEND DRIVE OF DAISY CHAIN DAT
WTWS	MAITE TERMINATOR	Ĭ	CLOSED FOR RADIAL DATA
54 W9	DRIVE SELECTA	0	INSTALL 1 OF 4 PLUGS ONLY
SSWIQ	DAIVE SELECT 3	0	PLUG CORRESPONDS TO
52W11	MAINE SELECT 2	0	DRIVE ADDRESS
SIWIZ	DAIVE SELECTI	I I	
3PW13	13 015C		CLOSE FOR MODEL 603 ONLY
0 = 0 M	TERMINATOR PAK		INSTALL IN END DRIVE OF DAISY CHAIN

A	FERENCE DESIGNATORS
LAST USED	UNUSED
C54	K15,25-28,35-39,44,51
CHIS	
J9	
L5	
Q1	
ATT	R71THRU75,848893,9597,99,109,110
RP3	AP)
7 P19	
	105,14,15,26-28,31
W13	

CONTROL AND DATA
CIRCUIT BOARD SCHEMATIC
187340-001 REV L
SHEET 3 OF 3



TR WIRE TO EXTEND .25 MIN, .30 MAX ABOVE COMPONENT SIDE OF PC. BOARD 19 PLACES. SOLEEF # 2AAWG UNINSULATED TIN COATED SOLID COPPER WIRE MAY SUBSTITUTE 1/4W PESISTOR LEAD WIRE.

(4) .025 SQ. SHUNT JUMPER POSTS (WI-WIS) TO BE INSTALLED L. TO BOARD SURFACE WITH CLATS TO BE || TO BOARD EDGES, 26 PLACES.


3. SOLDER #24 AWE UNINSULATED TIN COATED SOLID COPPER WIRE MAY SUBSTITUTE I/A W RESISTOR LEAD WIRE.


2. REF, DOCUMENT: 187340-001-CIRCUIT SCHEMATIC 187341-001 ARTWORK

1. SEE SHEET 1 THRU 3 FOR PART LIST.

U5,14,15,26-28,31

Pandon CORPORATION
CONTROL AND DATA
CIRCUIT BOARD ASSEMBLY
187345-001 REV S
SHEET 1 OF 1





7. REF DOCUMENT: 187060-DDI CIRCUIT SCHEMATIC 187061-DDI ARTHORK

(6) TORQUE 4 SINCH LES NORMAND


ATTER ASSEMBLY § TRIMAINS SHALL NOT EXCEED JOBINCH.

4. COMPOSENT HEIST EXCEPT OIL SHALL NOT EXCEED SOME ABOVE BOARD CAPACITOR CIT, NOT TO EXCEED SOME ABOVE BOARD.


3. CUT PIN TANGENT TO PIN CARRIAGE.

(2) THIS ASSEMBLY SHALL BE MADE FROM P.C.B. DETAIL 187060-DOIL.

1. ASSEMBLE PER STANDARD MANUFACTURING METHODS.



I BROWN CORPORATION SPINDLE CONTROL CIRCUIT BOARD ASSEMBLY 187065-001 REV J SHEET 1 OF 1



- 7. UNVALUED COMPONENTS ARE OMITTED.
- TO COLORS OF THE CONTROL OF THE COLORS OF TH

- 3. DIODES ARE 1N4446 OR EQUIV.
  2. CAPACITORS ARE 25V, 10%, PF, NF, OR UF.
  1. RESISTORS ARE IN OHMS, 1/4 W, 5%.

PINDER CORPORATION
SPINDLE CONTROL
CIRCUIT BOARD SCHEMATIC
187060-001 REV E
SHEET 1 OF 1



## RADIO SHACK, A DIVISION OF TANDY CORPORATION

U.S.A.: FORT WORTH, TEXAS 76102 CANADA: BARRIE, ONTARIO L4M 4W5

### **TANDY CORPORATION**

AUSTRALIA

BELGIUM

U.K.

91 KURRAJONG AVENUE MOUNT DRUITT, N.S.W. 2770 PARC INDUSTRIEL DE NANINNE 5140 NANINNE BILSTON ROAD WEDNESBURY WEST MIDLANDS WS10 7JN

